
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
P8
9LPC
933_9
34_9
35_9
36
Al
li
n
for
m
at
ion
pr
ovi
ded
in
this
do
cum
ent
i
s
sub
jec
tto
leg
a
ld
is
c
la
im
er
s.
NXP
B
.V
.201
1.
Al
lr
ig
h
ts
re
s
e
rv
ed.
Produ
ct
d
a
ta
sheet
Rev
.8
—
12
Jan
uary
201
1
15
o
f77
N
X
P
Semi
conductor
s
P89LPC933/934/935/936
8-
bit
microc
ont
roller
with
a
cce
lerat
e
d
tw
o-
cloc
k
80C5
1
core
KBCON
Keypad control register
94H
----
--
PATN
_SEL
KBIF
xxxx xx00
KBMASK
Keypad interrupt mask
register
86H
00
0000 0000
KBPATN
Keypad pattern register
93H
FF
1111 1111
Bit address
8786858483828180
P0*
Port 0
80H
T1/KB7
CMP1
/KB6
CMPREF
/KB5
CIN1A
/KB4
CIN1B
/KB3
CIN2A
/KB2
CIN2B
/KB1
CMP2
/KB0
Bit address
9796959493929190
P1*
Port 1
90H
-
RST
INT1
INT0/
SDA
T0/SCL
RXD
TXD
Bit address
A7A6A5A4A3A2
A1
A0
P2*
Port 2
A0H
-
SPICLK
SS
MISO
MOSI
-
Bit address
B7B6B5B4B3B2
B1
B0
P3*
Port 3
B0H
----
--
XTAL1
XTAL2
P0M1
Port 0 output mode 1
84H
(P0M1.7) (P0M1.6) (P0M1.5) (P0M1.4) (P0M1.3) (P0M1.2) (P0M1.1) (P0M1.0) FF
[3]1111 1111
P0M2
Port 0 output mode 2
85H
(P0M2.7) (P0M2.6) (P0M2.5) (P0M2.4) (P0M2.3) (P0M2.2) (P0M2.1) (P0M2.0)
00[3]0000 0000
P1M1
Port 1 output mode 1
91H
(P1M1.7) (P1M1.6)
-
(P1M1.4) (P1M1.3) (P1M1.2)(P1M1.1)(P1M1.0) D
3[3]11x1 xx11
P1M2
Port 1 output mode 2
92H
(P1M2.7) (P1M2.6)
-
(P1M2.4) (P1M2.3) (P1M2.2)(P1M2.1)(P1M2.0) 0
0[3]00x0 xx00
P2M1
Port 2 output mode 1
A4H
(P2M1.7) (P2M1.6) (P2M1.5) (P2M1.4) (P2M1.3) (P2M1.2) (P2M1.1) (P2M1.0) FF
[3]1111 1111
P2M2
Port 2 output mode 2
A5H
(P2M2.7) (P2M2.6) (P2M2.5) (P2M2.4) (P2M2.3) (P2M2.2) (P2M2.1) (P2M2.0)
00[3]0000 0000
P3M1
Port 3 output mode 1
B1H
----
--
xxxx xx11
P3M2
Port 3 output mode 2
B2H
----
--
xxxx xx00
PCON
Power control register
87H
SMOD1
SMOD0
BOPD
BOI
GF1
GF0
PMOD1
PMOD0
00
0000 0000
PCONA
Power control register A
B5H
RTCPD
-
VCPD
ADPD
I2PD
SPPD
SPD
-
0000 0000
Bit address
D7D6D5D4D3D2
D1
D0
PSW*
Program status word
D0H
CY
AC
F0
RS1
RS0
OV
F1
P
00
0000 0000
PT0AD
Port 0 digital input disable
F6H
-
PT0AD.5 PT0AD.4 PT0AD.3 PT0AD.2 PT0AD.1
-
00
xx00 000x
RSTSRC
Reset source register
DFH
-
BOF
POF
R_BK
R_WD
R_SF
R_EX
RTCCON
Real-time clock control
D1H
RTCF
RTCS1
RTCS0
-
ERTC
RTCEN
011x xx00
Table 5.
Special function registers - P89LPC933/934 …continued
* indicates SFRs that are bit addressable.
Name
Description
SFR
addr.
Bit functions and addresses
Reset value
MSB
LSB
Hex
Binary