參數(shù)資料
型號: P89C668
廠商: NXP Semiconductors N.V.
英文描述: 80C51 8-bit Flash microcontroller family 64KB ISP FLASH with 8KB RAM
中文描述: 80C51的8位閃存微控制器系列的ISP的64KB閃存與8KB的RAM的
文件頁數(shù): 33/54頁
文件大?。?/td> 299K
代理商: P89C668
Philips Semiconductors
Preliminary data
P89C668
80C51 8-bit Flash microcontroller family
64KB ISP Flash with 8KB RAM
2001 Jul 27
33
DC ELECTRICAL CHARACTERISTICS
T
amb
= 0
°
C to +70
°
C, 5 V
±
10% or –40
°
C to +85
°
C; 5 V
±
5%; V
SS
= 0 V
SYM-
BOL
PARAMETER
TEST
LIMITS
TYP
1
UNIT
CONDITIONS
MIN
–0.5
MAX
V
IL
V
IL2
V
IH
Input low voltage
Input low voltage to P1.6/SCL, P1.7/SDA
11
4.5 V < V
CC
< 5.5 V
0.2 V
CC
–0.1
0.3V
DD
V
CC
+0.5
V
–0.5
V
Input high voltage (ports 0, 1, 2, 3, EA)
0.2V
CC
+0.
9
0.7V
CC
0.7V
DD
V
V
IH1
V
IH2
Input high voltage, XTAL1, RST
Input high voltage, P1.6/SCL, P1.7/SDA
11
V
CC
+0.5
6.0
V
V
V
OL
Output low voltage, ports 1, 2, 3
8
V
CC
= 4.5 V
I
OL
= 1.6 mA
2
V
CC
= 4.5 V
I
OL
= 3.2 mA
2
I
OL
= 3.0 mA
V
CC
= 4.5 V
I
OH
= –30
μ
A
V
CC
= 4.5 V
I
OH
= –3.2 mA
V
IN
= 0.4 V
V
= 2.0 V
See Note 4
0.45 < V
IN
< V
CC
– 0.3
0 V < VI < 6 V
0 V < V
DD
< 5.5 V
See Note 5
0.4
V
V
OL1
Output low voltage, port 0, ALE, PSEN
7, 8
0.45
V
V
OL2
Output low voltage, P1.6/SCL, P1.7/SDA
0.4
V
V
OH
Output high voltage, ports 1, 2, 3
3
V
CC
– 0.7
V
V
OH1
Output high voltage (port 0 in external bus mode),
ALE
9
, PSEN
3
Logical 0 input current, ports 1, 2, 3
V
CC
– 0.7
V
I
IL
–1
–75
μ
A
I
TL
Logical 1-to-0 transition current, ports 1, 2, 3
6
–650
μ
A
I
LI
Input leakage current, port 0
±
10
μ
A
I
L2
Input leakage current, P1.6/SCL, P1.7/SDA
10
μ
A
I
CC
Power supply current (see Figure 37):
Active mode (see Note 5)
Idle mode (see Note 5)
Power-down mode or clock stopped (see
Figure 44 for conditions)
Programming and erase mode
T
amb
= 0
°
C to 70
°
C
T
amb
= –40
°
C to +85
°
C
f
osc
= 20 MHz
20
100
125
μ
A
μ
A
mA
k
pF
60
R
RST
C
IO
NOTES:
1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V
OL
s of ALE and ports 1 and 3. The noise is due
to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the
worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify
ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I
OL
can exceed these conditions provided that no
single output sinks more than 5mA and no more than two outputs exceed the test conditions.
3. Capacitive loading on ports 0 and 2 may cause the V
OH
on ALE and PSEN to momentarily fall below the V
CC
–0.7 specification when the
address bits are stabilizing.
4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
maximum value when V
IN
is approximately 2 V.
5. See Figures 41 through 44 for I
test conditions and Figure 37 for I
vs Freq.
Active mode:
I
CC(MAX)
= (2.8
×
FREQ. + 8.0)mA for all devices, in 6 clock mode; (1.4
×
FREQ. + 8.0)mA in 12 clock mode.
Idle mode:
I
CC(MAX)
= (1.2
×
FREQ. +1.0)mA in 6 clock mode; (0.6
×
FREQ. +1.0)mA in 12 clock mode.
6. This value applies to T
°
C to +70
°
C.
7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
8. Under steady state (non-transient) conditions, I
OL
must be externally limited as follows:
Maximum I
OL
per port pin:
15 mA (*NOTE: This is 85
°
C specification.)
Maximum I
OL
per 8-bit port:
26 mA
Maximum total I
OL
for all outputs:
71 mA
If I
OL
exceeds the test condition, V
OL
may exceed the related specification. Pins are not guaranteed to sink current greater than the listed
test conditions.
9. ALE is tested to V
OH1
, except when ALE is off then V
OH
is the voltage specification.
10.Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
(except EA is 25 pF).
11. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I
2
C specification, so an input voltage below 1.5 V will be recognized as a logic 0
while an input voltage above 3.0 V will be recognized as a logic 1.
Internal reset pull-down resistor
Pin capacitance
10
(except EA)
40
225
15
相關(guān)PDF資料
PDF描述
P89C668HBBD 80C51 8-bit Flash microcontroller family 64KB ISP FLASH with 8KB RAM
P89CE558 Single-chip 8-bit microcontroller(8位單片微控制器)
P83CE558 Single-chip 8-bit microcontroller
P89CE558EBB Single-chip 8-bit microcontroller
P89CE558EFB Single-chip 8-bit microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89C668HBA 功能描述:8位微控制器 -MCU 80C51 64K FL / 8K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89C668HBA/00,512 功能描述:8位微控制器 -MCU 64K/8K FL 6 CLK ISP/IAP PLCC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89C668HBBD 功能描述:8位微控制器 -MCU 80C51 64K FL / 8K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89C668HBBD/00,557 功能描述:8位微控制器 -MCU 64K/8K FL 6CLK ISP/IAP QFP COM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
P89C668HFA 功能描述:8位微控制器 -MCU 80C51 64K FL / 8K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT