- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367723 > P89C557E4EFB (NXP SEMICONDUCTORS) Single-chip 8-bit microcontroller PDF資料下載
參數(shù)資料
| 型號： | P89C557E4EFB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-chip 8-bit microcontroller |
| 中文描述： | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, SOT-318-1, QFP-80 |
| 文件頁數(shù)： | 62/72頁 |
| 文件大小： | 374K |
| 代理商： | P89C557E4EFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Philips Semiconductors
Product specification
P83C557E4/P80C557E4/P89C557E4
Single-chip 8-bit microcontroller
1999 Mar 02
62
NOTES FOR DC ELECTRICAL CHARACTERISTICS:
1.
See Figures 55 and 57 through 59 for I
DD
test conditions.
2.
The operating supply current is measured with all output pins disconnected;
XTAL1 driven with t
r
= t
f
= 5ns; V
IL
= V
SS
+ 0.5 V; V
IH
= V
DD
– 0.5 V; XTAL2, XTAL3 not connected;
EA = RSTIN = Port 0 = EW = SCL = SDA = SELXTAL1 = V
DD
; ADEXS = XTAL4 = V
SS
.
3.
The Idle Mode supply current is measured with all output pins disconnected;
XTAL1 driven with t
= t
= 5ns; V
= V
+ 0.5 V; V
= V
– 0.5 V; XTAL2, XTAL3 not connected;
Port 0 = EW = SCL = SDA = SELXTAL 1 = V
DD
; EA = RSTIN = ADEXS = XTAL4 = V
SS
.
4.
The Power-down current is measured with all output pins disconnected;
XTAL2 not connected; Port 0 = EW = SCL = SDA = SELXTAL 1 = V
DD
; EA = RSTIN = ADEXS = XTAL1 = XTAL4 = V
SS
.
5.
The input threshold voltage of SCL and SDA (SIO1) meets the I
2
C specification, so an input voltage below 0.3 V
DD
will be recognized as a
logic 0 while an input voltage above 0.7 V
DD
will be recognized as a logic 1.
6.
Pins of ports 1, 2, 3, and 4 source a transition current when they are being externally driven from HIGH to LOW. The transition current reaches
its maximum value when V
IN
is approximately 2 V.
7.
Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V
of ALE and ports 1, 3 and 4. The noise is
due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations.
In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to
qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
8.
Capacitive loading on ports 0 and 2 may cause the V
OH
on ALE and PSEN to momentarily fall below the 0.9V
DD
specification when the address
bits are stabilizing.
9.
Conditions: AV
REF–
= 0 V; AV
DD
= 5.0 V, AV
REF+
= 5.12 V. V
DD
= 5.0 V, V
SS
= 0 V, ADC is monotonic with no missing codes. Measurement
by continuous conversion of AV
IN
= –20mV to 5.12 V in steps of 0.5mV, derivating parameters from collected conversion results of ADC.
ADC prescaler programmed according to the actual oscillator frequency, resulting in a conversion time within the specified range for t
conv
(15
μ
s ... 50
μ
s).
10. The differential non-linearity (DL
e
) is the difference between the actual step width and the ideal step width.
11. The ADC is monotonic; there are no missing codes.
12. The integral non-linearity (IL
) is the peak difference between the center of the steps of the actual and the ideal transfer curve after
appropriate adjustment of gain and offset error.
13. The offset error (OS
e
) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and
a straight line which fits the ideal transfer curve. The offset error is constant at every point of the actual transfer curve.
14. The gain error (G
) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error),
and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve.
15. The absolute voltage error (A
e
) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated
ADC and the ideal transfer curve.
16. This should be considered when both analog and digital signals are simultaneously input to port 5.
17. The supply current with 32 kHz oscillator running and PLL operation (SELXTAL1 = 0) is measured with all output pins disconnected;
XTAL4 driven with t
r
= t
f
= 5ns; V
IL
= V
SS
+ 0.5 V; V
IH
= V
DD
– 0.5 V; XTAL2 not connected;
Port 0 = EW = SCL = SDA = V
DD
; EA = RSTIN = ADEXS = SELXTAL 1 = XTAL1 = V
SS
.
18. Not 100% tested; sum of A
IID
(PLL) and A
IDD
(HF-Oscillator).
19. The parameter meets the I
2
C bus specification for standard-mode and fast-mode devices.
20. Not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C557E6 | Single-chip 8-bit microcontroller |
| P80C557E6EBB | Single-chip 8-bit microcontroller |
| P80C557E6EFB | Single-chip 8-bit microcontroller |
| P80C575EBPN | 80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer |
| P80C575EHAA | 80C51 8-bit microcontroller family 8K/256 OTP/ROM/ROMless, 4 comparator, failure detect circuitry, watchdog timer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P89C557E4EFB/01,557 | 制造商:NXP Semiconductors 功能描述: |
| P89C58 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/8K/16K/32K Flash |
| P89C58BA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|LDCC|44PIN|PLASTIC |
| P89C58BBD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|44PIN|PLASTIC |
| P89C58BN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/8K/16K/32K Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。