- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367731 > P87C661X2 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces PDF資料下載
參數(shù)資料
| 型號(hào)： | P87C661X2 |
| 英文描述： | 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces |
| 中文描述： | 80C51的8位單片機(jī)系列16KB的檢察官辦公室/光盤。 512B RAM的低電壓（2.7至5.5 V）。低功耗。高速（三十三分之三十兆赫）。 2 400KB I2C接口 |
| 文件頁數(shù)： | 38/102頁 |
| 文件大?。?/td> | 568K |
| 代理商： | P87C661X2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Philips Semiconductors
Product data
P8xC660X2/661X2
80C51 8-bit microcontroller family
16 KB OTP/ROM, 512B
RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33
MHz), two 400KB I
2
C interfaces
2003 Oct 02
38
If the STA and STO bits are both set, the a STOP condition is
transmitted to the I
2
C bus if SIO1 is in a master mode (in a slave
mode, SIO1 generates an internal STOP condition which is not
transmitted). SIO1 then transmits a START condition.
STO = “0”: When the STO bit is reset, no STOP condition will be
generated.
SI
,
THE
S
ERIAL
I
NTERRUPT
F
LAG
SI = “1”: When the SI flag is set, then, if the EA and ES1 (interrupt
enable register) bits are also set, a serial interrupt is requested. SI is
set by hardware when one of 25 of the 26 possible SIO1 states is
entered. The only state that does not cause SI to be set is state
F8H, which indicates that no relevant state information is available.
While SI is set, the LOW period of the serial clock on the SCL line is
stretched, and the serial transfer is suspended. A HIGH level on the
SCL line is unaffected by the serial interrupt flag. SI must be reset
by software.
SI = “0”: When the SI flag is reset, no serial interrupt is requested,
and there is no stretching of the serial clock on the SCL line.
AA
,
THE
A
SSERT
A
CKNOWLEDGE
F
LAG
AA = “1”: If the AA flag is set, an acknowledge (LOW level to SDA)
will be returned during the acknowledge clock pulse on the SCL line
when:
– The “own slave address” has been received
– The general call address has been received while the general call
bit (GC) in S1ADR is set
– A data byte has been received while SIO1 is in the master
receiver mode
– A data byte has been received while SIO1 is in the addressed
slave receiver mode
AA = “0”: if the AA flag is reset, a not acknowledge (HIGH level to
SDA) will be returned during the acknowledge clock pulse on SCL
when:
– A data has been received while SIO1 is in the master receiver
mode
– A data byte has been received while SIO1 is in the addressed
slave receiver mode
When SIO1 is in the addressed slave transmitter mode, state C8H
will be entered after the last serial is transmitted (see Figure 25).
When SI is cleared, SIO1 leaves state C8H, enters the not
addressed slave receiver mode, and the SDA line remains at a
HIGH level. In state C8H, the AA flag can be set again for future
address recognition.
When SIO1 is in the not addressed slave mode, its own slave
address and the general call address are ignored. Consequently, no
acknowledge is returned, and a serial interrupt is not requested.
Thus, SIO1 can be temporarily released from the I
2
C bus while the
bus status is monitored. While SIO1 is released from the bus,
START and STOP conditions are detected, and serial data is shifted
in. Address recognition can be resumed at any time by setting the
AA flag. If the AA flag is set when the part’s own slave address or
the general call address has been partly received, the address will
be recognized at the end of the byte transmission.
CR
0,
CR
1,
AND
CR
2,
THE
C
LOCK
R
ATE
B
ITS
These three bits determine the serial clock frequency when SIO1 is
in a master mode. The various serial rates are shown in Table 7.
For the SIO1 serial port, the Standard data transfer mode is the
default mode after reset. To change the data transfer mode to the
Fast–mode, the Fast Mode Enable bit (FME bit) of the AUXR
Register (AUXR.3 bit) must be set.
After setting the FME bit you
cannot clear it
(a one–time set bit), and it can only be
cleared with
a reset
.
For the SIO2 serial port, the analog circuits for controlling the
slew–rates of the output pull-downs may be disabled with the
Slew–Rate Disable bit (AUXR.5 bit). For maximum slew rates,
setting this bit disables the slew–rate control circuits of the SCL1
and SDA1 pins. This bit is cleared by reset (reset default), and it
can be set/cleared by software. This feature of the SIO2 slew–rate
control is very useful for higher bus loads, higher temperatures and
lower voltages that cause additional decreases in slew–rates.
AUXR (8EH)
–
A0
7
6
5
4
3
2
1
0
–
SRD
–
FME
–
EX-
TRAM
A 12.5kHz bit rate may be used by devices that interface to the I
2
C
bus via standard I/O port lines which are software driven and slow.
100kHz is usually the maximum bit rate and can be derived from a
16 MHz, 12 MHz, or a 6 MHz oscillator. A variable bit rate (0.5kHz to
62.5kHz) may also be used if Timer 1 is not required for any other
purpose while SIO1 is in a master mode.
The frequencies shown in Table 7 are unimportant when SIO1 is in a
slave mode. In the slave modes, SIO1 will automatically synchronize
with any clock frequency up to 100kHz.
The Status Register, S1STA:
S1STA is an 8-bit read-only special
function register. The three least significant bits are always zero.
The five most significant bits contain the status code. There are 26
possible status codes. When S1STA contains F8H, no relevant state
information is available and no serial interrupt is requested. All other
S1STA values correspond to defined SIO1 states. When each of
these states is entered, a serial interrupt is requested (SI = “1”). A
valid status code is present in S1STA one machine cycle after SI is
set by hardware and is still present one machine cycle after SI has
been reset by software.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C748EBPN | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P83C748EBAA | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P87C748EBAA | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P87C748EBPN | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P83C748EBDDB | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P87C661X2BBD | 功能描述:8位微控制器 -MCU 16K/512B OTP 12/6 CLK I2CX2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C661X2BBD,157 | 功能描述:8位微控制器 -MCU P87C661X2BBD/LQFP44/TRAYBM// RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C661X2FA,529 | 功能描述:8位微控制器 -MCU P87C661X2FA/PLCC44/TUBESMDP// RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C661X2FA-S | 功能描述:8位微控制器 -MCU 16K/512B OTP 12/6 CLK I2CX2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C695AER/C1 | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:Electronic Component |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。