- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367726 > P83C766 (NXP Semiconductors N.V.) Microcontrollers for PAL/SECAM TV with OSD and VST PDF資料下載
參數(shù)資料
| 型號： | P83C766 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Microcontrollers for PAL/SECAM TV with OSD and VST |
| 中文描述： | 微控制器對于PAL / SECAM電視的OSD和偉仕 |
| 文件頁數(shù)： | 67/92頁 |
| 文件大?。?/td> | 382K |
| 代理商： | P83C766 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
1999 Mar 10
67
Philips Semiconductors
Product specification
Microcontrollers for PAL/SECAM TV
with OSD and VST
P8xCx66 family
17.14 OSD vertical debouncing circuit
The HSYNC and VSYNC signals entering the OSD circuit are usually extracted from the horizontal and vertical deflection
units of a television set. The shaping and timing of these signals is therefore related to several external conditions that
all have certain tolerances. The trigger levels of the input circuitry also influence the internal timing of HSYNC and
VSYNC. In the odd field the leading edge of both signals is very close, so jitter on one or both of them may result in
occasionally miscounting the number of lines in a field causing a displayed character to bounce up and down on a line.
To avoid this situation the HSYNC signal is delayed by a number of dot clocks. Because the relationship between HSYNC
and VSYNC is not fully known there are 16 user selectable delays available. The period of the horizontal starting position
plus the HDEL delay cannot exceed the HSYNC period.
17.14.1 H
ORIZONTAL
D
ELAY
R
EGISTER
(HDEL)
Table 76
Horizontal Delay Register (SFR address C6H)
Table 77
Description of HDEL bits
Table 78
Selection of HSYNC delay
7
6
5
4
3
2
1
0
HDEL3
HDEL2
HDEL1
HDEL0
BIT
SYMBOL
HDEL3
HDEL2
HDEL1
HDEL0
DESCRIPTION
7 to 4
3
2
1
0
These 4 bits are reserved.
HSYNC delay.
The state of these 4 bits determines the delay time applied to the
HSYNC signal, see Table 78.
HDEL3
HDEL2
HDEL1
HDEL0
NO. OF DOT
CLOCKS
DELAY TIME AT
5 MHz (
μ
s)
0
6.4
12.8
19.2
25.6
32
38.4
44.8
51.2
57.6
64
70.4
76.8
83.2
89.6
96
DELAY TIME AT
10 MHz (
μ
s)
0
3.2
6.4
9.6
12.8
16
19.2
22.4
25.6
28.8
32
35.2
38.4
41.6
44.8
48
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
32
64
96
128
160
192
224
256
288
320
352
384
416
448
480
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C266BDR | Microcontrollers for PAL/SECAM TV with OSD and VST |
| P83C366 | Microcontrollers for PAL/SECAM TV with OSD and VST |
| P83C280 | Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) |
| P83C380 | Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) |
| P87C380 | Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83C766BDA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for PAL/SECAM TV with OSD and VST |
| P83C766BDP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for PAL/SECAM TV with OSD and VST |
| P83C770 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| P83C770AAR | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| P83C834 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with LCD-driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。