- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367731 > P83C748EBDDB (NXP SEMICONDUCTORS) 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count PDF資料下載
參數(shù)資料
| 型號： | P83C748EBDDB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDSO24 |
| 封裝： | 5.30 MM, PLASTIC, MO-150AG, SOT-340-1, SSOP-24 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 131K |
| 代理商： | P83C748EBDDB |
Philips Semiconductors
Preliminary specification
83C748/87C748
80C51 8-bit microcontroller family
2K/64 OTP/ROM, low pin count
1999 Apr 15
7
4MHz
8MHz
12MHz
16MHz
FREQ
MAX ACTIVE I
CC5
TYP ACTIVE I
CC5
MAX IDLE I
CC6
TYP IDLE I
CC6
I
CC
(mA)
2
4
6
8
10
12
14
16
18
20
22
SU00298
Figure 2. I
CC
vs. FREQ
Maximum I
CC
values taken at V
CC
max and worst case temperature.
Typical I
CC
values taken at V
CC
= 5.0V and 25
°
C.
Notes 5 and 6 refer to DC Electrical Characteristics.
OSCILLATOR CHARACTERISTICS
X1 and X2 are the input and output, respectively, of an inverting
amplifier which can be configured for use as an on-chip oscillator.
To drive the device from an external clock source, X1 should be
driven while X2 is left unconnected. There are no requirements on
the duty cycle of the external clock signal, because the input to the
internal clock circuitry is through a divide-by-two flip-flop. However,
minimum and maximum high and low times specified in the data
sheet must be observed.
RESET
A reset is accomplished by holding the RST pin high for at least two
machine cycles (24 oscillator periods), while the oscillator is running.
To insure a good power-up reset, the RST pin must be high long
enough to allow the oscillator time to start up (normally a few
milliseconds) plus two machine cycles. At power-up, the voltage on
V
CC
and RST must come up at the same time for a proper start-up.
IDLE MODE
In idle mode, the CPU puts itself to sleep while all of the on-chip
peripherals stay active. The instruction to invoke the idle mode is the
last instruction executed in the normal operating mode before the
idle mode is activated. The CPU contents, the on-chip RAM, and all
of the special function registers remain intact during this mode. The
idle mode can be terminated either by any enabled interrupt (at
which time the process is picked up at the interrupt service routine
and continued), or by a hardware reset which starts the processor in
the same manner as a power-on reset.
POWER-DOWN MODE
In the power-down mode, the oscillator is stopped and the
instruction to invoke power-down is the last instruction executed.
Only the contents of the on-chip RAM are preserved. A hardware
reset is the only way to terminate the power-down mode. the control
bits for the reduced power modes are in the special function register
PCON.
Table 1.
External Pin Status During Idle and
Power-Down Modes
MODE
Port 0
Port 1
Port 2
Idle
Power-down
Data
Data
Data
Data
Data
Data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P87C748EBDDB | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P83C748EFA | 8-BIT MICROCONTROLLER |
| P87C748EFP | 8-BIT MICROCONTROLLER |
| P87C749EFA | 8-BIT MICROCONTROLLER |
| P87C749EFP | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83C748EBPN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count |
| P83C748EFA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83C748EFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83C749EBAA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| P83C749EBDDB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。