- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367738 > P83C654IFAA (NXP SEMICONDUCTORS) CMOS single-chip 8-bit microcontroller PDF資料下載
參數(shù)資料
| 型號： | P83C654IFAA |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS single-chip 8-bit microcontroller |
| 中文描述： | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 33/88頁 |
| 文件大?。?/td> | 497K |
| 代理商： | P83C654IFAA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Philips Semiconductors
Product data
P83C654X2/P87C654X2
80C51 8-bit microcontroller family
16 kB OTP/ROM,
256B RAM, low voltage (2.7 to 5.5 V), low power, high speed
(30/33 MHz)
2004 Apr 20
33
A
RBITRATION
AND
S
YNCHRONIZATION
L
OGIC
In the master transmitter mode, the arbitration logic checks that
every transmitted logic 1 actually appears as a logic 1 on the
I
2
C-bus. If another device on the bus overrules a logic 1 and pulls
the SDA line LOW, arbitration is lost, and the I
2
C-bus immediately
changes from master transmitter to slave receiver. The I
2
C-bus will
continue to output clock pulses (on SCL) until transmission of the
current serial byte is complete.
Arbitration may also be lost in the master receiver mode. Loss of
arbitration in this mode can only occur while the I
2
C-bus is returning
a “not acknowledge: (logic 1) to the bus. Arbitration is lost when
another device on the bus pulls this signal LOW. Since this can
occur only at the end of a serial byte, the I
2
C-bus generates no
further clock pulses. Figure 24 shows the arbitration procedure.
The synchronization logic will synchronize the serial clock generator
with the clock pulses on the SCL line from another device. If two or
more master devices generate clock pulses, the “mark” duration is
determined by the device that generates the shortest “marks,” and
the “space” duration is determined by the device that generates the
longest “spaces.” Figure 25 shows the synchronization procedure.
A slave may stretch the space duration to slow down the bus
master. The space duration may also be stretched for handshaking
purposes. This can be done after each bit or after a complete byte
transfer. The I
2
C-bus will stretch the SCL space duration after a byte
has been transmitted or received and the acknowledge bit has been
transferred. The serial interrupt flag (SI) is set, and the stretching
continues until the serial interrupt flag is cleared.
ACK
1. Another device transmits identical serial data.
SDA
1
2
3
4
8
9
SCL
(1)
(1)
(2)
(3)
2. Another device overrules a logic 1 (dotted line) transmitted by SIO1 (master) by pulling the SDA line low. Arbitration is
lost, and SIO1 enters the slave receiver mode.
3. SIO1 is in the slave receiver mode but still generates clock pulses until the current byte has been transmitted. SIO1 will
not generate clock pulses for the next byte. Data on SDA originates from the new master once it has won arbitration.
SU00967
Figure 24. Arbitration Procedure
(1)
SCL
(3)
(1)
SDA
MARK
DURATION
SPACE DURATION
(2)
1. Another service pulls the SCL line low before the SIO1 “mark” duration is complete. The serial clock generator is immediately
reset and commences with the “space” duration by pulling SCL low.
2. Another device still pulls the SCL line low after SIO1 releases SCL. The serial clock generator is forced into the wait state
until the SCL line is released.
3. The SCL line is released, and the serial clock generator commences with the mark duration.
SU00968
Figure 25. Serial Clock Synchronization
相關PDF資料 |
PDF描述 |
|---|---|
| P83C654IFB | CMOS single-chip 8-bit microcontroller |
| P83C654IFBB | LAN Tester |
| P83C654IFP | CMOS single-chip 8-bit microcontroller |
| P83C654IFPN | CMOS single-chip 8-bit microcontroller |
| P83C654IBP | CMOS single-chip 8-bit microcontroller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P83C654IFB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654IFBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654IFP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654IFPN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654X2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) |
發(fā)布緊急采購，3分鐘左右您將得到回復。