- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367738 > P83C654EFPN (NXP SEMICONDUCTORS) CONN HEADER 13POS SGL PCB 30GOLD PDF資料下載
參數(shù)資料
| 型號(hào)： | P83C654EFPN |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CONN HEADER 13POS SGL PCB 30GOLD |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 45/88頁(yè) |
| 文件大小： | 497K |
| 代理商： | P83C654EFPN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
Philips Semiconductors
Product data
P83C654X2/P87C654X2
80C51 8-bit microcontroller family
16 kB OTP/ROM,
256B RAM, low voltage (2.7 to 5.5 V), low power, high speed
(30/33 MHz)
2004 Apr 20
45
Table 11.
Slave Receiver Mode
STATUS
CODE
(S1STA)
STATUS OF THE
I
2
C BUS AND
HARDWARE
APPLICATION SOFTWARE RESPONSE
TO/FROM S1DAT
TO S1CON
NEXT ACTION TAKEN BY I
2
C HARDWARE
STA
STO
SI
AA
60H
Own SLA+W has
been received; ACK
has been returned
No S1DAT action or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
no S1DAT action
X
0
0
1
68H
Arbitration lost in
SLA+R/W as master;
Own SLA+W has
been received ACK
returned
No S1DAT action or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
no S1DAT action
X
0
0
1
Data byte will be received and ACK will be returned
70H
General call address
(00H) has been
received; ACK has
received ACK has
been returned
No S1DAT action or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
no S1DAT action
X
0
0
1
Data byte will be received and ACK will be returned
78H
Arbitration lost in
SLA+R/W as master;
General call address
has been received,
ACK has been
returned
No S1DAT action or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
no S1DAT action
X
0
0
1
Data byte will be received and ACK will be returned
80H
Previously addressed
with own SLV
address; DATA has
been received ACK
has been returned
Read data byte or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
read data byte
X
0
0
1
Data byte will be received and ACK will be returned
88H
Previously addressed
with own SLA; DATA
byte has been
received; NOT ACK
has been returned
Read data byte or
0
0
0
0
Switched to not addressed SLV mode; no recognition
of own SLA or General call address
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address. A START
condition will be transmitted when the bus becomes
free
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1. A START condition
will be transmitted when the bus becomes free.
read data byte or
0
0
0
1
read data byte or
1
0
0
0
read data byte
1
0
0
1
90H
Previously addressed
with General Call;
DATA byte has been
d ACK h
received; ACK has
been returned
Read data byte or
X
0
0
0
Data byte will be received and NOT ACK will be
returned
read data byte
X
0
0
1
Data byte will be received and ACK will be returned
98H
Previously addressed
with General Call;
DATA byte h
received; NOT ACK
has been returned
b
Read data byte or
0
0
0
0
Switched to not addressed SLV mode; no recognition
of own SLA or General call address
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1
Switched to not addressed SLV mode; no recognition
of own SLA or General call address. A START
condition will be transmitted when the bus becomes
free
Switched to not addressed SLV mode; Own SLA will
be recognized; General call address will be
recognized if S1ADR.0 = logic 1. A START condition
will be transmitted when the bus becomes free.
read data byte or
0
0
0
1
read data byte or
1
0
0
0
read data byte
1
0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C654EHA | CMOS single-chip 8-bit microcontroller |
| P83C654EHAA | CMOS single-chip 8-bit microcontroller |
| P83C654EHB | CMOS single-chip 8-bit microcontroller |
| P83C654EHBB | CMOS single-chip 8-bit microcontroller |
| P83C654EHP | CMOS single-chip 8-bit microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83C654EHA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654EHAA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654EHB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654EHBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P83C654EHP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。