參數(shù)資料
型號(hào)： P82C42
廠商： Intel Corp.
英文描述： UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
中文描述： 通用外圍設(shè)備接口CHMOS 8位從單片機(jī)
文件頁(yè)數(shù)： 2/25頁(yè)
文件大?。?/td> 345K
代理商： P82C42
UPI-C42/UPI-L42
Table 1. Pin Description
DIP
Pin
No.
PLCC
Pin
No.
QFP
Pin
No.
Symbol
Type
Name and Function
TEST 0,
TEST 1
1
2
18
16
I
TEST INPUTS:
Input pins which can be directly tested using conditional
branch instructions.
39
43
FREQUENCY REFERENCE:
TEST 1 (T
1
) functions as the event timer
input (under software control). TEST 0 (T
0
) is a multi-function pin used
during PROM programming and ROM/EPROM verification, during Sync
Mode to reset the instruction state to S1 and synchronize the internal clock
to PH1.
XTAL 1
2
3
19
O
OUTPUT:
Output from the oscillator amplifier.
XTAL 2
3
4
20
I
INPUT:
Input to the oscillator amplifier and internal clock generator
circuits.
RESET
4
5
22
I
RESET:
Input used to reset status flip-flops, set the program counter to
zero, and force the UPI-C42 from the suspend power down mode.
RESET is also used during EPROM programming and verification.
SS
5
6
23
I
SINGLE STEP:
Single step input used in conjunction with the SYNC output
to step the program through each instruction (EPROM). This should be tied
to
a
5V when not used. This pin is also used to put the device in Sync
Mode by applying 12.5V to it.
CS
6
7
24
I
CHIP SELECT:
Chip select input used to select one UPI microcomputer
out of several connected to a common data bus.
EA
7
8
25
I
EXTERNAL ACCESS:
External access input which allows emulation,
testing and ROM/EPROM verification. This pin should be tied low if
unused.
RD
8
9
26
I
READ:
I/O read input which enables the master CPU to read data and
status words from the OUTPUT DATA BUS BUFFER or status register.
A
0
9
10
27
I
COMMAND/DATA SELECT:
Address Input used by the master processor
to indicate whether byte transfer is data (A
0
e
0, F1 is reset) or command
(A
0
e
1, F1 is set). A
0
e
0 during program and verify operations.
WR
10
11
28
I
WRITE:
I/O write input which enables the master CPU to write data and
command words to the UPI INPUT DATA BUS BUFFER.
SYNC
11
13
29
O
OUTPUT CLOCK:
Output signal which occurs once per UPI instruction
cycle. SYNC can be used as a strobe for external circuitry; it is also used to
synchronize single step operation.
D
0
–D
7
(BUS)
12–19
14–21
30–37
I/O
DATA BUS:
Three-state, bidirectional DATA BUS BUFFER lines used to
interface the UPI microcomputer to an 8-bit master system data bus.
P
10
–P
17
27–34
30–33
35–38
2–10
I/O
PORT 1:
8-bit, PORT 1 quasi-bidirectional I/O lines. P
10
–P
17
access the
signature row and security bit.
2
相關(guān)PDF資料
PDF描述
P87C42 UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P82C435 ENHANCED GRAPHICS CONTROLLER / BUS INTERFACE
P82C436 ENHANCED GRAPHICS CONTROLLER / BUS INTERFACE
P82C550A STARLAN SERIAL INTERFACE
P82C551 STARLAN HUB CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P82C42PC 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P82C42PD 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P82C42PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P82C431 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller
P82C432A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video Sequencer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*