- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367729 > P80C652FHBB (NXP SEMICONDUCTORS) CMOS single-chip 8-bit microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | P80C652FHBB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS single-chip 8-bit microcontrollers |
| 中文描述： | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 185K |
| 代理商： | P80C652FHBB |
Phlips Semiconductors
Product specification
80C652/83C652
CMOS single-chip 8-bit microcontrollers
1997 Dec 05
13
AC ELECTRICAL CHARACTERISTICS
1, 2
(24 MHz type)
24MHz CLOCK
VARIABLE CLOCK
SYMBOL
FIGURE
PARAMETER
MIN
MAX
MIN
MAX
UNIT
1/t
CLCL
t
LHLL
t
AVLL
t
LLAX
t
LLIV
t
LLPL
t
PLPH
t
PLIV
t
PXIX
t
PXIZ
t
AVIV
t
PLAZ
Data Memory
2
Oscillator frequency
3.5
24
MHz
2
ALE pulse width
43
2t
CLCL
–40
t
CLCL
–25
t
CLCL
–25
ns
2
Address valid to ALE low
17
ns
2
Address hold after ALE low
17
ns
2
ALE low to valid instruction in
102
4t
CLCL
–65
ns
2
ALE low to PSEN low
17
t
CLCL
–25
3t
CLCL
–45
ns
2
PSEN pulse width
80
ns
2
PSEN low to valid instruction in
65
3t
CLCL
–60
ns
2
Input instruction hold after PSEN
0
0
ns
2
Input instruction float after PSEN
17
t
CLCL
–25
5t
CLCL
–80
10
ns
2
Address to valid instruction in
128
ns
2
PSEN low to address float
10
ns
t
RLRH
t
WLWH
t
RLDV
t
RHDX
t
RHDZ
t
LLDV
t
AVDV
t
LLWL
t
AVWL
t
QVWX
t
DW
t
WHQX
t
RLAZ
t
WHLH
Shift Register
3, 4
RD pulse width
150
6t
CLCL
–100
6t
CLCL
–100
ns
3, 4
WR pulse width
150
ns
3, 4
RD low to valid data in
118
5t
CLCL
–90
ns
3, 4
Data hold after RD
0
0
ns
3, 4
Data float after RD
55
2t
CLCL
–28
8t
CLCL
–150
9t
CLCL
–165
3t
CLCL
+50
ns
3, 4
ALE low to valid data in
180
ns
3, 4
Address to valid data in
210
ns
3, 4
ALE low to RD or WR low
75
175
3t
CLCL
–50
4t
CLCL
–75
t
CLCL
–30
7t
CLCL
–130
t
CLCL
–25
ns
3, 4
Address valid to WR low or RD low
92
ns
3, 4
Data valid to WR transition
12
ns
3, 4
Data setup time before WR
162
ns
3, 4
Data hold after WR
17
ns
3, 4
RD low to address float
0
0
ns
3, 4
RD or WR high to ALE high
17
67
t
CLCL
–25
t
CLCL
+25
ns
t
XLXL
t
QVXH
t
XHQX
t
XHDX
t
XHDV
External Clock
5
Serial port clock cycle time
3
Output data setup to clock rising edge
3
Output data hold after clock rising edge
3
Input data hold after clock rising edge
3
Clock rising edge to input data valid
3
0.5
12t
CLCL
10t
CLCL
–133
2t
CLCL
–60
0
μ
s
ns
5
283
5
23
ns
5
0
ns
5
283
10t
CLCL
–133
ns
t
CHCX
t
CLCX
t
CLCH
t
CHCL
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
3. These values are characterized but not 100% production tested.
6
High time
3
Low time
3
Rise time
3
Fall time
3
17
17
t
CLCL –
t
CLCX
t
CLCL –
t
CHCX
5
ns
6
17
17
ns
6
5
ns
6
5
5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C652FHBB | CMOS single-chip 8-bit microcontrollers |
| P80C652IFAA | CMOS single-chip 8-bit microcontrollers |
| P83C652IFAA | CMOS single-chip 8-bit microcontrollers |
| P80C652IFB | CMOS single-chip 8-bit microcontrollers |
| P83C652IFB | CMOS single-chip 8-bit microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P80C652FHP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P80C652FHPN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
| P80C652IBA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller |
| P80C652IBAA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
| P80C652IBB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。