- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號： | P60ARM-B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁數(shù)： | 69/120頁 |
| 文件大?。?/td> | 1275K |
| 代理商： | P60ARM-B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Memory Interface
65
5.0 Memory Interface
ARM60 communicates with its memory system via a bidirectional data bus (
address bus specifies the memory location to be used for the transfer, and the
direction of transfer (ARM60 to memory or memory to ARM60). Control signals give additional
information about the transfer cycle, and in particular they facilitate the use of DRAM page mode where
applicable. Interfaces to static RAM based memories can also be interfaced to and, in general, they are much
simpler than the DRAM interface described here.
D[31:0]
). A separate 32 bit
nRW
signal gives the
5.1 Cycle types
All memory transfer cycles can be placed in one of four categories:
(1)
Non-sequential cycle. ARM60 requests a transfer to or from an address which is unrelated to the
address used in the preceding cycle.
(2)
Sequential cycle. ARM60 requests a transfer to or from an address which is either the same as the
address in the preceding cycle, or is one word after the preceding address.
(3)
Internal cycle. ARM60 does not require a transfer, as it is performing an internal function and no
useful prefetching can be performed at the same time.
(4)
Coprocessor register transfer. ARM60 wishes to use the data bus to communicate with a
coprocessor, but does not require any action by the memory system.
These four classes are distinguishable to the memory system by inspection of the
lines (see
Table 6: Memory Cycle Types
). These control lines are generated during phase 1 of the cycle before
the cycle whose characteristics they forecast, and this pipelining of the control information gives the
memory system sufficient time to decide whether or not it can use a page mode access.
nMREQ
and
SEQ
control
Figure 29: ARM Memory Cycle Timing
DRAM address strobes (
cycle is longer than the other cycles. This is to allow for the DRAM precharge and row access time, and is
not an ARM60 requirement.
shows the pipelining of the control signals, and suggests how the
nCAS
) might be timed to use page mode for S-cycles. Note that the N-
nRAS
and
nMREQ
SEQ
Cycle type
0
0
Non-sequential cycle (N-cycle)
0
1
Sequential cycle (S-cycle)
1
0
Internal cycle (I-cycle)
1
1
Coprocessor register transfer (C-cycle)
Table 6: Memory Cycle Types
相關PDF資料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標準包裝:1,000 系列:TWICELL 電池化學:鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標準充電電流:100mA 標準充電時間:16小時 重量:0.029 磅（13.15g） 裝運信息:- 其它名稱:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。