- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367699 > P5Z22V10-7DH Electrically-Erasable PLD PDF資料下載
參數(shù)資料
| 型號： | P5Z22V10-7DH |
| 英文描述： | Electrically-Erasable PLD |
| 中文描述： | 電可擦除可編程邏輯器件 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 162K |
| 代理商： | P5Z22V10-7DH |
Philips Semiconductors
Product specification
P5Z22V10
5V zero power, TotalCMOS
, universal PLD device
1997 May 02
6
F
0
1
1
0
0
1
0
0
1
CLK
1
AR
SP
S
1
S
0
S
1
S
0
OUTPUT CONFIGURATION
0 = Unprogrammed fuse
1 = Programmed fuse
D
Q
Q
0
0
1
1
0
1
0
1
Registered/Active-LOW/Macrocell feedback
Registered/Active-HIGH/Macrocell feedback
Combinatorial/Active-LOW/Pin feedback
Combinatorial/Active-HIGH/Pin feedback
SP00484
Figure 2. Output Macro Cell Logic Diagram
F
CLK
AR
SP
S
0
= 0
S
1
= 0
D
Q
Q
a. Registered/Active-LOW
F
CLK
AR
SP
S
0
= 1
S
1
= 0
D
Q
Q
b. Registered/Active-HIGH
F
S
0
= 0
S
1
= 1
c. Combinatorial/Active-LOW
d. Combinatorial/Active-HIGH
F
S
0
= 1
S
1
= 1
SP00376
Figure 3. Output Macro Cell Configurations
Programmable I/O Macrocell
The output macrocell provides complete control over the
architecture of each output. the ability to configure each output
independently permits users to tailor the configuration of the
P5Z22V10 to the precise requirements of their designs.
Macrocell Architecture
Each I/O macrocell, as shown in Figure 2, consists of a D-type
flip-flop and two signal-select multiplexers. The configuration of each
macrocell of the P5Z22V10 is determined by the two EEPROM bits
controlling these multiplexers. These bits determine output polarity,
and output type (registered or non-registered). Equivalent circuits for
the macrocell configurations are illustrated in Figure 3.
Output type
The signal from the OR array can be fed directly to the output pin
(combinatorial function) or latched in the D-type flip-flop (registered
function). The D-type flip-flop latches data on the rising edge of the
clock and is controlled by the global preset and clear terms. When
the synchronous preset term is satisfied, the Q output of the register
will be set HIGH at the next rising edge of the clock input. Satisfying
the asynchronous clear term will set Q LOW, regardless of the clock
state. If both terms are satisfied simultaneously, the clear will
override the preset.
相關PDF資料 |
PDF描述 |
|---|---|
| P5Z22V10-DA | Electrically-Erasable PLD |
| P5Z22V10-DD | IC-SM-CMOS EPLD |
| P5Z22V10-DDH | Electrically-Erasable PLD |
| P5Z22V10IDA | Electrically-Erasable PLD |
| P5Z22V10IDD | Electrically-Erasable PLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P6 | 功能描述:電源排插 6 OUT 6 FT CORD PWR STRIP PLAS. RoHS:否 制造商:Wiremold 出口數(shù)量: 浪涌能量額定值: 數(shù)據(jù)線路保護:N 電線長度:15 ft 安裝風格: 輸出電壓:120 V 電流額定值:15 A |
| P6 (6FT CORD) | 制造商:Wiremold / Legrand 功能描述:Outlet Center, Plug-In, 6, 6 ft., cULus Listed, Metal, 6 ft. |
| P6 KE 10A | 制造商:Diotec 功能描述:Bulk |
| P6 KE 12A | 制造商:Diotec 功能描述:Bulk |
| P6 KE 12CA | 制造商:Diotec 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。