- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF資料下載
參數資料
| 型號： | ORT8850L-3BM680C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 32/105頁 |
| 文件大小： | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 產品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標準包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Lattice Semiconductor
ORCA ORT8850 Data Sheet
32
Figure 15. TOH Serial Port Input Framing Signals (FPGA to Core)
Although all TOH bytes from the 12 STS-1s are transferred into the device from each serial port, not all of them get
inserted in the frame. There are three hard coded exceptions to the TOH byte insertion:
Framing bytes (A1/A2 of all STS-1s) are not inserted from the serial input bus. Instead, they can always be
regenerated.
Parity byte (B1 of STS#1) is not inserted from the serial input bus. Instead, it is always recalculated (the 11 bytes
following B1 are replaced with all zeros).
Pointer bytes (H1/H2/H3 of all STS-1s) are not inserted from the serial input bus. Instead, they always ow trans-
parently from parallel input to LVDS output.
Except for the above hardcode exceptions, the source of some TOH bytes can be controlled by bits in the control
registers. The 12 STS-1 bytes forming a single STS-12 TOH header block are controlled as a whole. When cong-
ured to be in the transparent mode, the specic bytes must ow transparently from the parallel input. The 15 over-
head bytes that can be controlled on a per STS-1 basis are the following:
K1 and K2 bytes of the 12 STS-1s (24 bytes)
S1 and M0 bytes of the 12 STS-1s (24 bytes)
E1, F1, E2 bytes of the STS-1s (36 bytes)
D1 through D12 bytes of the STS-1s (144 bytes)
The C1(J0) and B2 bytes (unshaded in the following table) are also passed through transparently from the parallel
bus to the serial link.
Table 10 shows the order in which data is transferred to the serial LVDS output, starting with the most signicant bit
of the rst A1 byte. The rst bit of the rst byte is replaced by an even parity check bit over all TOH bytes from the
previous TOH frame. The source for the TOH bytes in the Serial TOH insert mode is summarized in the table.
A1 A1
A1 A2
J0
Row n-1
Row n
Etc.
B1 B1
B1 E1
F1
For
STS1
#1
For
STS1
#2
For
STS1
#12
For
STS1
#1
For
STS1
#12
. . .
Transparent Insert TOH
Data on Parallel Input Bus
SPE Data on Parallel Input Bus
Guardband of
4 TOH_CLK Cycles
Guardband of
4 TOH_CLK Cycles
Window to Send TOH Bytes
B1, E1 and F1 for all 12 STS1's
on Serial Input Bus
Window to Send TOH Bytes
D1, D2 and D3 for all 12 STS1's
on Serial Input Bus
相關PDF資料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復。