- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄268233 > OR2C26A3BC432I-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 576 CLBS, 27600 GATES, PBGA432 PDF資料下載
參數(shù)資料
| 型號(hào)： | OR2C26A3BC432I-DB |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 576 CLBS, 27600 GATES, PBGA432 |
| 封裝： | EBGA-432 |
| 文件頁數(shù)： | 137/196頁 |
| 文件大?。?/td> | 3475K |
| 代理商： | OR2C26A3BC432I-DB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁當(dāng)前第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
Lattice Semiconductor
45
Data Sheet
January 2003
ORCA Series 2 FPGAs
FPGA States of Operation (continued)
5-2761(F).r4
Figure 38. Start-Up Waveforms
Partial Reconguration
All ORCA device families have been designed to allow
a partial reconguration of the FPGA at any time. This
is done by setting a bit stream option in the previous
conguration sequence that tells the FPGA to not reset
all of the conguration RAM during a reconguration.
Then only the conguration frames that are to be modi-
ed need to be rewritten, thereby reducing the congu-
ration time.
Other bit stream options are also available that allow
one portion of the FPGA to remain in operation while a
partial reconguration is being done. If this is done, the
user must be careful to not cause contention between
the two congurations (the bit stream resident in the
FPGA and the partial reconguration bit stream) as the
second reconguration bit stream is being loaded.
Other Conguration Options
Conguration options used during device start-up were
previously discussed in the FPGA States of Operation
section of this data sheet. There are many other cong-
uration options available to the user that can be set
during bit stream generation in ORCA Foundry. These
include options to enable boundary scan, readback
options, and options to control and use the internal
oscillator after conguration.
Other useful options that affect the next conguration
(not the current conguration process) include options
to disable the global set/reset during conguration, dis-
able the 3-state of I/Os during conguration, and dis-
able the reset of internal RAMs during conguration to
allow for partial congurations (see above). For more
information on how to set these and other conguration
options, please see the ORCA Foundry documenta-
tion.
Conguration Data Format
The ORCA Foundry Development System interfaces
with front-end design entry tools and provides the tools
to produce a fully congured FPGA. This section dis-
cusses using the ORCA Foundry Development System
to generate conguration RAM data and then provides
the details of the conguration frame format.
The ORCA Series 2 series of FPGAs are enhanced
versions of the ORCA ATT2Cxx/ATT2Txx architectures
that provide upward bit stream compatibility for both
series of devices as well as with each other.
Di
F
DONE
ATT3000
I/O
GLOBAL
RESET
C1
C2
C3
C4
F
C1
C2
C3
C4
C1
C2
C3
C4
C1, C2, C3, OR C4
Di + 1
Di
Di + 2
Di + 3
Di + 4
Di + 1
Di
Di + 2
Di + 3
Di + 4
ORCA CCLK_SYNC
DONE IN
U1
U2
U3
U4
F
U1
U2
U3
U4
U1
U2
U3
U4
ORCA UCLK_NOSYNC
Di + 1
Di
Di + 2
Di + 3
Di + 4
Di + 1
Di + 2
Di + 3
ORCA UCLK_SYNC
UCLK PERIOD
SYNCHRONIZATION UNCERTAINTY
DONE IN
F
C1
U1, U2, U3, OR U4
DONE
I/O
GSRN
ACTIVE
DONE
I/O
GSRN
ACTIVE
DONE
I/O
GSRN
ACTIVE
DONE
I/O
GSRN
ACTIVE
UCLK
F = finished, no more CLKs required.
CCLK PERIOD
F
ORCA CCLK_NOSYNC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR2C26A4BA352-DB | FPGA, 576 CLBS, 27600 GATES, PBGA352 |
| OR2C26A4BC432-DB | FPGA, 576 CLBS, 27600 GATES, PBGA432 |
| OR2T10A4BA352-DB | FPGA, 256 CLBS, 12300 GATES, PBGA352 |
| OR2T10A4BA352I-DB | FPGA, 256 CLBS, 12300 GATES, PBGA352 |
| OR2T10A4J160I-DB | FPGA, 256 CLBS, 12300 GATES, PQFP160 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR2C26A3PS208I-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2304 LUT 342 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C26A3PS208-N-DB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR2C26A3PS240I-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2304 LUT 342 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C26A3PS304I-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 Use ECP/EC or XP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C26A-4BA352 | 制造商:ORCA 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。