參數(shù)資料
型號(hào)： OPA681U
英文描述： Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable
中文描述： 寬帶，電流反饋運(yùn)算放大器，禁用
文件頁(yè)數(shù)： 19/21頁(yè)
文件大?。?/td> 241K
代理商： OPA681U
OPA681
19
simple channel multiplexing operation. If the DIS control
pin is left unconnected, the OPA681 will operate normally.
To disable, the control pin must be asserted low. Figure 11
shows a simplified internal circuit for the disable control
feature.
In normal operation, base current to Q1 is provided through
the 110k
resistor while the emitter current through the
15k
resistor sets up a voltage drop that is inadequate to
turn on the two diodes in Q1’s emitter. As V
DIS
is pulled
low, additional current is pulled through the 15k
resistor
eventually turning on these two diodes (
≈
100
μ
A). At this
point, any further current pulled out of V
DIS
goes through
those diodes holding the emitter-base voltage of Q1 at
approximately zero volts. This shuts off the collector current
out of Q1, turning the amplifier off. The supply current in
the disable mode are only those required to operate the
circuit of Figure 11. Additional circuitry ensures that turn-on
time occurs faster than turn-off time (make-before-break).
When disabled, the output and input nodes go to a high
impedance state. If the OPA681 is operating in a gain of +1,
this will show a very high impedance (4pF || 1M
) at the
output and exceptional signal isolation. If operating at a
gain greater than +1, the total feedback network resistance
(R
F
+ R
G
) will appear as the impedance looking back into the
output, but the circuit will still show very high forward and
reverse isolation. If configured as an inverting amplifier, the
input and output will be connected through the feedback
network resistance (R
F
+ R
G
) giving relatively poor input to
output isolation.
One key parameter in disable operation is the output glitch
when switching in and out of the disabled mode. Figure 12
shows these glitches for the circuit of Figure 1 with the input
signal set to zero volts. The glitch waveform at the output
pin is plotted along with the DIS pin voltage.
The transition edge rate (dV/dT) of the DIS control line will
influence this glitch. For the plot of Figure 12, the edge rate
was reduced until no further reduction in glitch amplitude
was observed. This approximately 1V/ns maximum slew
rate may be achieved by adding a simple RC filter into the
V
DIS
pin from a higher speed logic line. If extremely fast
transition logic is used, a 2k
series resistor between the
logic gate and the DIS input pin will provide adequate
bandlimiting using just the parasitic input capacitance on the
DIS pin while still ensuring an adequate logic level swing.
25k
110k
15k
I
Control
–V
S
+V
S
V
DIS
Q1
FIGURE 11. Simplified Disable Control Circuit.
40
20
0
–20
–40
Time (20ns/div)
O
Output Voltage
(0V Input)
V
DIS
0.2V
4.8V
FIGURE 12. Disable/Enable Glitch.
THERMAL ANALYSIS
Due to the high output power capability of the OPA681,
heatsinking or forced airflow may be required under extreme
operating conditions. Maximum desired junction tempera-
ture will set the maximum allowed internal power dissipa-
tion as described below. In no case should the maximum
junction temperature be allowed to exceed 175
°
C.
Operating junction temperature (T
J
) is given by T
A
+ P
D
x
θ
JA
. The total internal power dissipation (P
D
) is the sum of
quiescent power (P
DQ
) and additional power dissipated in
the output stage (P
DL
) to deliver load power. Quiescent
power is simply the specified no-load supply current times
the total supply voltage across the part. P
DL
will depend on
the required output signal and load but would, for a grounded
resistive load, be at a maximum when the output is fixed at
a voltage equal to 1/2 either supply voltage (for equal bipolar
supplies). Under this condition P
DL
= V
S2
/(4
x
R
L
) where R
L
includes feedback network loading.
Note that it is the power in the output stage and not in the
load that determines internal power dissipation.
As a worst-case example, compute the maximum T
J
using an
OPA681N (SOT23-6 package) in the circuit of Figure 1
operating at the maximum specified ambient temperature of
+85
°
C and driving a grounded 20
load to +2.5V DC:
P
D
= 10V
x
7.2mA + 5
2
/(4
x
(20
|| 804
)) = 392mW
Maximum T
J
= +85
°
C + (0.39W (150
°
C/W) = 144
°
C
Although this is still well below the specified maximum
junction temperature, system reliability considerations may
require lower guaranteed junction temperatures. Remember,
this is a worst-case internal power dissipation—use your
actual signal and load to compute P
DL
. The highest possible
相關(guān)PDF資料
PDF描述
OPA681 Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable
OPA681N Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable
OPA681P Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable
OPA681DATASHEET OPA681 Data Sheet - SpeedPlus Wideband. Current Feedback OPERATIONAL AMPLIFIER With Disable
OPA682U Wideband, Fixed Gain BUFFER AMPLIFIER With Disable
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OPA681U/2K5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier
OPA682 制造商:BB 制造商全稱:BB 功能描述:Wideband, Fixed Gain BUFFER AMPLIFIER With Disable
OPA682N 制造商:BB 制造商全稱:BB 功能描述:Wideband, Fixed Gain BUFFER AMPLIFIER With Disable
OPA682N/250 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
OPA682N/3K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Buffer/Voltage Follower
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*