OP177
Data Sheet
Rev. G | Page 4 of 16
@ VS = ±15 V, 40°C ≤ TA ≤ +85°C, unless otherwise noted.
Table 2.
OP177F
OP177G
Parameter
Symbol
Conditions
Min
Typ
Max
Min
Typ
Max
Unit
INPUT
Input Offset Voltage
VOS
15
40
20
100
μV
Average Input Offset Voltage Drif
t1TCVOS
0.1
0.3
0.7
1.2
μV/°C
Input Offset Current
IOS
0.5
2.2
0.5
4.5
nA
Average Input Offset Current Drif
t2TCIOS
1.5
40
1.5
85
pA/°C
Input Bias Current
IB
0.2
+2.4
+4
+2.4
±6
nA
Average Input Bias Current Drif
t2TCIB
8
40
15
60
pA/°C
IVR
±13
±13.5
±13
±13.5
V
COMMON-MODE REJECTION RATIO
CMRR
VCM = ±13 V
120
140
110
140
dB
POWER SUPPLY REJECTION RATIO
PSRR
VS = ±3 V to ±18 V
110
120
106
115
dB
LARGE-SIGNAL VOLTAGE GAIN
4AVO
RL ≥ 2 k, VO = ±10 V
2000
6000
1000
4000
V/mV
OUTPUT VOLTAGE SWING
VO
RL ≥ 2 k
±12
±13
±12
±13
V
POWER CONSUMPTION
PD
VS = ±15 V, no load
60
75
60
75
mW
SUPPLY CURRENT
ISY
VS = ±15 V, no load
20
2.5
2
2.5
mA
1
TCVOS is sample tested.
2
Guaranteed by endpoint limits.
3
Guaranteed by CMRR test condition.
4
To ensure high open-loop gain throughout the ±10 V output range, AVO is tested at 10 V ≤ VO ≤ 0 V, 0 V ≤ VO ≤ +10 V, and 10 V ≤ VO ≤ +10 V.
TEST CIRCUITS
200k
50
VOS =
VO
4000
VO
00289-
003
OP177
–
+
Figure 3. Typical Offset Voltage Test Circuit
OP177
V+
OUTPUT
–
+
–
+
INPUT
V–
20k
VOS TRIM RANGE IS
TYPICALLY ±3.0mV
00289-
004
Figure 4. Optional Offset Nulling Circuit
OP177
–
+
PINOUTS SHOWN FOR
P AND Z PACKAGES
00289-
005
+20V
–20V
20k
Figure 5. Burn-In Circuit