參數(shù)資料
型號(hào): NT7181FQ
廠商: Electronic Theatre Controls, Inc.
英文描述: LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface
中文描述: LVDS發(fā)送主機(jī)24位彩色液晶顯示面板接口
文件頁(yè)數(shù): 3/15頁(yè)
文件大?。?/td> 360K
代理商: NT7181FQ
1 Features
!
28:4 Data Channel Compression at up to 297 Megabytes
per Second Throughput
!
Suited for VGA, SVGA, XGA and Dual pixel SXGA,
UXGA Display Data Transmission From Controller to
Display With Very Low EMI
!
28 Data Channels and Clock-In Low-Voltage TTL and 4
Data Channels and Clock-Out Low-Voltage Differential
!
Operates From a Single 3.3V Supply With 250mW (Typ)
2 General Description
The NT7181 transmitter contains four 7-bit parallel-load serial-out registers, a 7x clock synthesizer, and five low-voltage
differential (LVDS) line in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL)
data to be synchronously transmitted over four balanced-pair conductors for receipt by a compatible receiver, such as the
DS90CF386 or THC63LVDF84A.The NT7181 transmitter is offered with programmable edge data strobes for convenient
interface with a variety of graphic controllers. The NT7181 transmitter can be programmed for rising edge strobe(RFB=1) or
falling edge strobe(RFB=0) through the RFB pin. When transmitting, data bits D0 - D27 are each loaded into registers of the
NT7181 on the rising edge or falling edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times
and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock
(TCLK) are then output to LVDS output drivers. The frequency of TCLK is the same as the input clock, CLKIN.
The NT7181 requires no external components and little or no control. The data bus appears the same at the input to the
transmitting and output of the receiver with the data transmission transparent to the user. The only user intervention is the
possible use of the shutdown/clear (
PWDN
) active-low input to inhibit the clock and shut off the LVDS output drivers for
lower power consumption. A low level on this signal clears all internal registers to a low level.
The NT7181 are characterized for operation over free-air temperature ranges of 0
°
C to 70
°
C.
2.1 Block Diagrams
!
Low profile 56 Lead TSSOP Package
!
Clock edge Programmable for Transmitter
!
Wide Phase-Lock Input Frequency Range: 25 MHz To
85 MHz
!
Supports Spread Spectrum Clock Generator
!
Suggests to use for LCD monitor only
!
No External Components Required for PLL
T
T
L
P
A
R
A
L
L
E
L
|
T
O
|
L
V
D
S
PLL
CMOS / TTL INPUTS
DATA (LVDS)
CLOCK (LVDS)
(25 MHz To 85 MHz)
TD0-6
TD7-13
TD14-20
(TRANSMIT CLOCK IN)
(25 MHz To 85 MHz)
POWER DOWN
(175 Mbit/s To 595 Mbit/s On
Each LVDS
Cnannel)
NT7181
7
7
7
T0P
T0M
T1P
T1M
T2P
T2M
TCLKP
TCLKM
TD21-27
7
T3M
T3P
3
相關(guān)PDF資料
PDF描述
NT7501 33 X 100 RAM-Map LCD Controller/Driver
NT7501H-BDT 33 X 100 RAM-Map LCD Controller/Driver
NT7502 65 X 132 RAM-Map LCD Controller / Driver
NT7502H-BDT 65 X 132 RAM-Map LCD Controller / Driver
NT7502H-TABF1 65 X 132 RAM-Map LCD Controller / Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT71890QG/D 制造商:Novatek 功能描述:
NT71A10DC12V 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Suitable for household electrical appliances, automation system, instrument and meter
NT71A10DC12V0.36 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Superminiature, low coil power consumption.
NT71A10DC12V0.45 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Superminiature, low coil power consumption.
NT71A10DC18V0.36 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Superminiature, low coil power consumption.