- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363669 > NT3980 (Electronic Theatre Controls, Inc.) TFT LCD Source Driver PDF資料下載
參數(shù)資料
| 型號： | NT3980 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TFT LCD Source Driver |
| 中文描述： | TFT液晶顯示器源驅(qū)動器 |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 119K |
| 代理商： | NT3980 |
NT3980
TFT LCD Source Driver
Version 1.0
3
October 16, 2001
P
in Description
Designation
D07 ~ D00
D17 ~ D10
D27 ~ D20
D37 ~ D30
D47 ~ D40
D57 ~ D50
REV1
REV2
I/O
I
Description
Data input. For six 8-bit data,2 pixels, of color data (R, G, B)
DX7 : MSB; DX0 : LSB
I
Controls whether data are inverted or not.
When “REVx”=1 the data will be inverted. EX. “00”
à
“ FF”, “07”
à
“ F8”, “15”
à
“EA”, and so on.
REV1: control D0x to D2x ,REV2: control D3x to D5x .
(These two pins can be connected together on TCP.)
Gamma correction reference voltage. The voltage of these pins must be AVSS< V10< V9<
V8<V7<V6; V5<V4<V3<V2<V1< AVDD
O Output drive signals;
V1 ~ V10
I
OUT1 ~
OUT384
SHL
Selects left or right shift;
SHL=“1” : DIO1
SHL=“0” : DIO1=OUT1,2,3,4,5,6
SHL
1
0
I/O
Start pulse signal input/output
When SHL is applied high (SHL=”1”), a start high-pulse on DIO1 is latched at the rising edge of the
CLK. Then the data are latched serially onto internal latches at the rising edge of the CLK. After all
line latches are filled with data, 64 clocks, a pulse is shifted out through the DIO2 pin at the rising
edge of the CLK. This function can cascade two or more devices for dot expansion. In normal
applications, the DIO2 signal of the first device is connected to the DIO1 of the second stage, the
DIO2 of the second one is connected to the DIO1 of the third, and so on, like a daisy chain.
In contrast, when SHL is applied low, a start pulse inputs on DIO2, and a pulse outputs through
DIO1.
*Remark : The input pulse-width of DIO1/2 may exceed 1 clock-cycle.
I
Latches the polarity of outputs and switches the new data to outputs.
1.At the rising edge, the pin latches the “POL” signal to control the polarity of the outputs.
2.This pin also controls the switch of the line registers that switches the new incoming data
to outputs.
*Remark: The LD may switch the new data to outputs at anytime even if the line data are not
completely full.
I
Clock input; latching data onto the line latches at the rising edge .
After a start pulse input, display data latching is halted automatically after 64 clock cycles.
*Remark: At least one CLK cycle is necessary during the high-evel period of LD.
I
Polarity selector for the dot-inversion control. Available at the rising edge of LD.
“POL” value is latched at the rising edge of “LD” to control the polarity of the even or odd outputs.
“POL=1” indicates that even outputs are of positive polarity with a voltage range from V1~V5, and
odd outputs are of negative polarity with a voltage range from V6 to V10. On the other hand, if LD
receives low level “POL”, even outputs are of negative polarity and odd outputs are of positive
polarity.
POL=1: Even outputs range from V1 ~ V5
Odd outputs range from V6 ~ V10
POL=0: Even outputs range from V6 ~ V10
Odd outputs range from V1 ~ V5
I
Power supply for analog circuit;
I
Ground pin for analog circuit
I
Power supply for digital circuit
I
Ground pin for digital circuit
OUT1,2,3,4,5,6
OUT7,8,9,10,11,12--
OUT7,8,9,10,11,12
DIO2
Output
OUT379,380,381,382,383,384= DIO2
-- OUT379,380,381,382,383,384
SHIFT
Right
Left
DIO2
DIO1
Input
Output
I
DIO1
DIO2
LD
CLK
POL
AV
DD
AVSS
Vcc
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NT511740C5J-50 | The NT511740C5J is a 4,194,304-word x 4-bit dynamic RAM fabricated in NTC?s CMOS silicon gate technology. |
| NT511740C5J-60 | The NT511740C5J is a 4,194,304-word x 4-bit dynamic RAM fabricated in NTC?s CMOS silicon gate technology. |
| NT511740C5J-70 | The NT511740C5J is a 4,194,304-word x 4-bit dynamic RAM fabricated in NTC?s CMOS silicon gate technology. |
| NT511740D0J-60 | The NT511740C5J is a 4,194,304-word x 4-bit dynamic RAM fabricated in NTCs CMOS silicon gate technology. |
| NT511740D0J-6L | The NT511740C5J is a 4,194,304-word x 4-bit dynamic RAM fabricated in NTCs CMOS silicon gate technology. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT39825H-C6008A/A | 制造商:NOVATEK 功能描述:Source Driver |
| NT39990H-C6003A/A | 制造商:NOVATEK 功能描述:Source Diver |
| NT39991A1H-C12A8B/A | 制造商:NOVATEK 功能描述:Source Driver |
| NT39992A1H-C1279C/A | 制造商:Novatek 功能描述: |
| NT39992A1H-C12D4A/A | 制造商:Novatek 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。