- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363665 > NS32FX161-15 (NATIONAL SEMICONDUCTOR CORP) Advanced Imaging/Communication Signal Processors(高級(jí)圖象/通訊信號(hào)處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | NS32FX161-15 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | Advanced Imaging/Communication Signal Processors(高級(jí)圖象/通訊信號(hào)處理器) |
| 中文描述： | 16-BIT, 30 MHz, MIXED DSP, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁(yè)數(shù)： | 69/102頁(yè) |
| 文件大?。?/td> | 1053K |
| 代理商： | NS32FX161-15 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
3.0 Functional Description
(Continued)
How quickly the CPU releases the bus depends on whether
it is idle on the bus at the time the HOLD request is made,
as the CPU must always complete the current bus cycle.
Figure 3-29 shows the timing sequence when the CPU is
idle. In this case, the CPU grants the bus during the immedi-
ately following clock cycle.Figure 3-30 shows the sequence
when the CPU is using the bus at the time the HOLD re-
quest is made. If the request is made during or before the
clock cycle shown (two clock cycles before T4), the CPU
will release the bus during the clock cycle following T4. If
the request occurs closer to T4, the CPU may already have
decided to initiate another bus cycle. In that case it will not
grant the bus until after the next T4 state. Note that this
situation will also occur if the CPU is idle on the bus but has
initiated a bus cycle internally.
Note 1:
The logic value of the status pins, ST0–3, is undefined during DMA
activity.
TL/EE/11267–41
FIGURE 3-29. HOLD Timing (Bus Initially Idle)
69
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NS32FX161-20 | Advanced Imaging/Communication Signal Processors(高級(jí)圖象/通訊信號(hào)處理器) |
| NS32FX164V-15 | Advanced Imaging/Communication Signal Processors |
| NS32FX164V-20 | Advanced Imaging/Communication Signal Processors |
| NS32FX164V-25 | Advanced Imaging/Communication Signal Processors |
| NS32FX200-20 | System Controller(系統(tǒng)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NS32FX161-20 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Advanced Imaging/Communication Signal Processors |
| NS32FX16-15 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Imaging/Signal Processor |
| NS32FX16-20 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Imaging/Signal Processor |
| NS32FX16-25 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Imaging/Signal Processor |
| NS32FX164 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。