參數(shù)資料
型號(hào)： NS16C2552
廠商： National Semiconductor Corporation
英文描述： Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate
中文描述： 雙UART與16-byte/64-byte FIFO和高達(dá)5 Mbit / s的數(shù)據(jù)速率
文件頁(yè)數(shù)： 30/43頁(yè)
文件大?。?/td> 881K
代理商： NS16C2552
7.0 Operation and Configuration
(Continued)
a TXRDY interrupt (IIR[1]=1) when the transmit empty inter-
rupt is enabled (IER[1]=1). Writing to THR or reading from
IIR deasserts the interrupt.
There is a two-character hysteresis in interrupt generation.
The host needs to service the interrupt by writing at least two
characters into the Tx FIFO before the next interrupt can be
generated.
The NS16C2552 does not have the FIFO threshold level
control. The interrrupt is generated when the FIFO is com-
pletely empty.
DMA mode
To fully take advantage of the FIFO buffer, the UART is best
operating in DMA mode 1 (FCR[3]=1) when characters are
transferred in bursts. The NS16C2752 has a Tx FIFO thresh-
old level control in register FCR[5:4]. The threshold level
sets the number of empty spaces in the FIFO and deter-
mines when the TXRDY is asserted. If the number of empty
spaces in the FIFO exceeds the threshold, the TXRDY as-
serts initiating DMA transfers to fill the Tx FIFO. When the
empty spaces in the Tx FIFO becomes zero (i.e., FIFO is
full), the TXRDY deasserts and the DMA transfer stops.
TXRDY reasserts when empty space exceeds the set
threshold, starting a new DMA transfer cycle. (
Figure 9
.)
The NS16C2552 does not have the FIFO threshold level
control. The TXRDY is asserted when FIFO is empty and
deasserted when FIFO is full. It is equivalent of having
trigger threshold set at 16 empty spaces.
7.4.2 Transmit in non-FIFO Mode
Interrupt Mode
The THR empty flag LSR[5] is set when a data word is
transferred to the TSR. THR flag can generate a transmit
empty interrupt IIR[1] enabled by IER[1]. The TSR flag
LSR[6] is set when TSR becomes empty. The host CPU may
write one character into the THR and wait for the next IIR[1]
interrupt. (
Figure 10
.)
DMA mode
In the DMA single transfer (mode 0), TXRDY asserts when
FIFO is empty initiating one DMA transfer and deasserts
when a character is written into the FIFO. (
Figure 11
.)
20204810
FIGURE 8. Tx FIFO Mode
20204811
FIGURE 9. TXRDY in DMA Mode 1
20204812
FIGURE 10. Tx Non-FIFO Mode
N
www.national.com
30
相關(guān)PDF資料
PDF描述
NS16C2552TVA Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate
NS16C2752 Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate
NS16C2752TVA Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate
NS32203D DIRECT MEMORY ACCESS CONTROLLER
NS32203N DIRECT MEMORY ACCESS CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS16C2552TVA 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual UART with 16-byte/64-byte FIFOs and up to 5 Mbit/s Data Rate
NS16C2552TVA/NOPB 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
NS16C2552TVAX/NOPB 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
NS16C2552TVS 制造商:Texas Instruments 功能描述:UART 2-CH 16Byte FIFO 3.3V/5V 48-Pin TQFP
NS16C2552TVS/NOPB 功能描述:UART 接口集成電路 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*