- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363356 > NM27P512 (National Semiconductor Corporation) 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM PDF資料下載
參數(shù)資料
| 型號： | NM27P512 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| 中文描述： | 524,288位（64K的× 8）處理器面向的CMOS存儲器 |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 176K |
| 代理商： | NM27P512 |
Capacitance
T
A
e a
25
§
C, f
e
1 MHz (Note 2)
Symbol
Parameter
Conditions
Typ
Max
Units
C
IN1
Input Capacitance
except OE/V
PP
V
IN
e
0V
6
12
pF
C
OUT
Output Capacitance
V
OUT
e
0V
9
12
pF
C
IN2
OE/V
PP
Input
Capacitance
V
IN
e
0V
20
25
pF
AC Test Conditions
Output Load
1 TTL Gate and
C
L
e
100 pF (Note 8)
Input Rise and Fall Times
s
5 ns
Input Pulse Levels
0.45V to 2.4V
Timing Measurement Reference Level (Note 9)
Inputs
Outputs
0.8V and 2V
0.8V and 2V
AC Waveforms
(Notes 6, 7)
TL/D/11365–4
Note 1:
Stresses above those listed under ‘‘Absolute Maximum Ratings’’ may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Note 2:
This parameter is only sampled and is not 100% tested.
Note 3:
OE may be delayed up to t
ACC
– t
OE
after the falling edge of CE without impacting t
ACC
.
Note 4:
The t
DF
and t
CF
compare level is determined as follows:
High to TRI-STATE, the measured V
OH1
(DC)
b
0.10V;
Low to TRI-STATE, the measured V
OL1
(DC)
a
0.10V.
Note 5:
TRI-STATE may be attained using OE or CE.
Note 6:
The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1
m
F ceramic capacitor be used on
every device between V
CC
and GND.
Note 7:
The outputs must be restricted to V
CC
a
1.0V to avoid latch-up and device damage.
Note 8:
1 TTL Gate: I
OL
e
1.6 mA, I
OH
e b
400
m
A.
C
L
: 100 pF includes fixture capacitance.
Note 9:
Inputs and outputs can undershoot to
b
2.0V for 20 ns Max.
Note 10:
CMOS inputs; V
IL
e
GND
g
0.3V, V
IH
e
V
CC
g
0.3V.
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NM27P512N120 | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512N150 | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512N200 | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512VE150 | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512VE200 | 524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NM27P512N120 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512N150 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512N200 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512NE120 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
| NM27P512NE150 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:524,288-Bit (64K x 8) Processor Oriented CMOS EPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。