• <pre id="8fayn"><small id="8fayn"></small></pre>
    <ins id="8fayn"><ul id="8fayn"></ul></ins>
    <ins id="8fayn"><th id="8fayn"></th></ins>
    參數(shù)資料
    型號: NM24C16ULZVN
    廠商: FAIRCHILD SEMICONDUCTOR CORP
    元件分類: PROM
    英文描述: I2C Serial EEPROM
    中文描述: 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8
    封裝: PLASTIC, DIP-8
    文件頁數(shù): 9/13頁
    文件大?。?/td> 97K
    代理商: NM24C16ULZVN
    9
    www.fairchildsemi.com
    NM24C16U/17U Rev. B.1
    N
    Device Type
    Identifier
    1
    0
    1
    0
    A2
    A1
    A0
    R/W
    (LSB)
    NM24C16U/17U
    Page
    Block Address
    DS800010-14
    Write Cycle Timing
    (Continued)
    The NM24C16U/17U device will always respond with an acknowl-
    edge after recognition of a start condition and its slave address. If
    both the device and a write operation have been selected, the
    NM24C16U/17U will respond with an acknowledge after the
    receipt of each subsequent eight bit byte.
    In the read mode the NM24C16U/17U slave will transmit eight bits
    of data, release the SDA line and monitor the line for an acknowl-
    edge. If an acknowledge is detected and no stop condition is
    generated by the master, the slave will continue to transmit data.
    If an acknowledge is not detected, the slave will terminate further
    data transmissions and await the stop condition to return to the
    standby power mode.
    Device Addressing
    Following a start condition the master must output the address of
    the slave it is accessing. The most significant four bits of the slave
    address are those of the device type identifier (see Figure 5) This
    is fixed as 1010 for all EEPROM devices.
    Slave Addresses (Figure 5)
    Refer to the following table for Slave Addresses string details:
    Device
    A0 A1 A2 Page
    Page Block
    Addresses
    Blocks
    NM24C16U/17U
    P
    P
    P
    8
    000 001 010 011 ... 111
    P: Refers to an internal PAGE BLOCK memory segment.
    All IIC EEPROMs use an internal protocol that defines a PAGE
    BLOCK size of 2K bits (for Word addressess 0000 through 1111).
    Therefore, address bits A0, A1, or A2 (if designated 'P') are used
    to access a PAGE BLOCK in conjunction with the Word address
    used to access any individual data byte (Word).
    The last bit of the slave address defines whether a write or read
    condition is requested by the master. A '1' indicates that a read
    operation is to be executed, and a '0' initiates the write mode.
    A simple review: After the NM24C16U/17U recognizes the start
    condition, the devices interfaced to the IIC bus wait for a slave
    address to be transmitted over the SDA line. If the transmitted
    slave address matches an address of one of the devices, the
    designated slave pulls the line LOW with an acknowledge signal
    and awaits further transmissions.
    相關(guān)PDF資料
    PDF描述
    NM24C16UTEMT8 I2C Serial EEPROM
    NM24C16UTLEMT8 I2C Serial EEPROM
    NM24C16UTLVMT8 I2C Serial EEPROM
    NM24C16UTLZEMT8 I2C Serial EEPROM
    NM24C16UTLZMT8 I2C Serial EEPROM
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    NM24C16UM8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface
    NM24C16UMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface
    NM24C16UN 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface
    NM24C16UTEM8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface
    NM24C16UTEMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM