參數(shù)資料
型號(hào): NB4N1158DTR2G
廠商: ON Semiconductor
文件頁數(shù): 5/8頁
文件大?。?/td> 0K
描述: IC LINK REPLICATOR SER 28-TSSOP
標(biāo)準(zhǔn)包裝: 2,500
類型: 鏈路復(fù)制器,多路復(fù)用器
PLL:
主要目的: 光纖通道,千兆位以太網(wǎng),HDTV,SATA
輸入: LVPECL
輸出: LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 3:3
差分 - 輸入:輸出: 是/是
電源電壓: 3.14 V ~ 3.47 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 帶卷 (TR)
NB4N1158
http://onsemi.com
5
Figure 5. NB4N1158 Application Interface Example
NB4N1158
SerDes
TX+
TX-
RX+
RX-
O1+
O1-
I1+
I1-
I+
I-
O+
O-
O+
O-
I+
I-
I1+
I1-
O1+
O1-
RX+
RX-
TX+
TX-
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
0.01
mF
R
RT
R
RT
“R” is 150
W for both 100 W differential or 150 W differential traces.
“RT” matches the differential impedance of the link.
IN+/IN- Input Functionality
The differential inputs are internally biased to
Y1.2 V. In
a
typical
application,
the
differential
inputs
are
capacitor-coupled and will swing symmetrically above and
below 1.2 V, preserving a 50% duty cycle to the outputs.
With this technique, the NB4N1158 will accept any
differential input allowing for LVPECL, CML, LVDS, and
HSTL input levels.
OUT+ / OUT- Outputs
The differential output buffers of the NB4N1158 utilize
standard
Positive
Emitter
Coupled
Logic
(PECL)
architecture for OUT+ and OUT-. The outputs are designed
to drive differential transmission lines with nominally 50
W
or
75
W
characteristic
impedance.
External
DC load/termination with a 50
W resistor to VTT = VDD -
2.0 V is required. See Figure 6 for output termination
scheme.
OEx Output Enable
The NB4N1158 incorporates output enable pins, OE0 and
OE1, that work by powering down the output buffer and
associated driving circuitry. Using this approach results in
both differential outputs going HIGH, and a reduction in IDD
current of approx. 29 mA for each disabled output pair.
When OEx is LOW, outputs are disabled, OUTx+ and
OUTx- are set HIGH.
Power Supply Bypass information
A clean power supply will optimize the performance of
the device. The NB4N1158 provides separate power supply
pins for the digital circuitry (VDD) and LVPECL outputs
(VDDPn). Placing a bypass capacitor of 0.01
mF to 0.1 mF
on each VDD pin will help ensure a noise free VDD power
supply. The purpose of this design technique is to try and
isolate the high switching noise of the digital outputs from
the relatively sensitive digital core logic.
Figure 6. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D - Termination of ECL Logic Devices.)
Driver
Device
Receiver
Device
QD
Q
D
Zo = 50 W
50
W
50
W
VTT
VTT = VCC - 2.0 V
相關(guān)PDF資料
PDF描述
MS27472E24B4SA CONN RCPT 56POS WALL MT W/SCKT
74CBTLV3861PW,118 IC BUS SWITCH 10BIT 24TSSOP
CS3102A-32-59P CONN RCPT 42POS BOX MNT W/PINS
EL5001IREZ IC CLOCK DRIVER 6-CHAN 20-HTSSOP
MS27474T24B1S CONN RCPT 128POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NB4N11M 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator
NB4N11MDTEVB 功能描述:BOARD EVAL FOR NB4N11MD RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
NB4N11MDTG 功能描述:時(shí)鐘緩沖器 MLTLVL IN-CML RECBUF RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
NB4N11MDTR2G 功能描述:時(shí)鐘緩沖器 MLTLVL IN-CML RECBUF RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
NB4N11SMNG 功能描述:時(shí)鐘緩沖器 LVDS FANOUT BUFF/ TRANS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel