參數(shù)資料
型號(hào)： NB100LVEP56MNR2
廠商： ON SEMICONDUCTOR
元件分類(lèi)： 通用總線(xiàn)功能
英文描述： 2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer
中文描述： 100LVE SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC24
封裝： 4 X 4 MM, QFN-24
文件頁(yè)數(shù)： 1/14頁(yè)
文件大小： 153K
代理商： NB100LVEP56MNR2
Semiconductor Components Industries, LLC, 2004
December, 2004
Rev. 5
1
Publication Order Number:
NB100LVEP56/D
NB100LVEP56
2.5V / 3.3V / 5VECL Dual
Differential 2:1 Multiplexer
The NB100LVEP56 is a dual, fully differential 2:1 multiplexer. The
differential data path makes the device ideal for multiplexing low
skew clock or differential data signals. The device features both
individual and common select inputs to address both data path and
random logic applications. Common and individual selects can accept
both ECL and CMOS input voltage levels. Multiple V
BB
pins are
provided.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single
ended input operation, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01 F capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
Maximum Input Clock Frequency > 2.5 GHz Typical
Maximum Input Data Rate > 2.5 Gb/s Typical
525 ps Typical Propagation Delays
Low Profile QFN Package
PECL Mode Operating Range:
V
CC
= 2.375 V to 5.5 V with V
EE
= 0 V
NECL Mode Operating Range:
V
CC
= 0 V with V
EE
=
2.375 V to
5.5 V
Separate, Common Select, and Individual Select
(Compatible with ECL and CMOS Input Voltage Levels)
Q Output Will Default LOW with Inputs Open or at V
EE
Multiple V
BB
Outputs
Pb
Free Packages are Available*
*For additional information on our Pb
Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
TSSOP
20
DT SUFFIX
CASE 948E
MARKING
DIAGRAMS*
*For additional information, see Application Note
AND8002/D
N100
VP56
ALYW
20
1
1
20
A = Assembly Location
L
= Wafer Lot
Y = Year
W = Work Week
N100
VP56
ALYW
1
24
QFN
24
MN SUFFIX
CASE 485L
24
1
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
相關(guān)PDF資料
PDF描述
NB100LVEP56MNR2G 2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer
NB100LVEP91MNR2 2.5V / 3.3V Any Level Positive Input to -2.5V -3.3V / -5V NECL Output Translator
NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
NB100LVEP224 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable
NB100LVEP224FA 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NB100LVEP56MNR2G 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2.5V/3.3V/5V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線(xiàn)路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
NB100LVEP91 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:2.5V / 3.3V Any Level Positive Input to -2.5V -3.3V / -5V NECL Output Translator
NB100LVEP91_06 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:2.5 V/3.3 V Any Level Positive Input to −2.5 V/−3.3 V LVNECL Output Translator
NB100LVEP91-D 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:2.5V / 3.3V AnyLevel? Positive Input to -2.5V / -3.3V / -5V NECL Output Translator
NB100LVEP91DW 功能描述:轉(zhuǎn)換 - 電壓電平 2.5V/3.3V Any LVL to RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*