- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2100 > NB100EP223FA (ON Semiconductor)IC CLOCK BUFFER MUX 2:22 64-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | NB100EP223FA |
| 廠商： | ON Semiconductor |
| 文件頁(yè)數(shù)： | 8/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK BUFFER MUX 2:22 64-LQFP |
| 產(chǎn)品變化通告： | Product Obsolescence 01/Jul/2005 |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | 100EP |
| 類(lèi)型： | 扇出緩沖器（分配），多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:22 |
| 差分 - 輸入:輸出： | 是/是 |
| 輸入： | HSTL，LVDS，LVPECL |
| 輸出： | HSTL |
| 頻率 - 最大： | 500MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | NB100EP223FAOS |
NB100EP223
http://onsemi.com
7
APPLICATIONS INFORMATION
Using the thermally enhanced package of the
NB100EP223
The NB100EP223 uses a thermally enhanced 64lead
LQFP package. The package is molded so that a portion of
the leadframe is exposed at the surface of the package
bottom side. This exposed metal pad will provide the low
thermal impedance that supports the power consumption of
the NB100EP223 highspeed bipolar integrated circuit and
will ease the power management task for the system design.
In multilayer board designs, a thermal land pattern on the
printed circuit board and thermal vias are recommended to
maximize both the removal of heat from the package and
electrical performance of the NB100EP223. The size of the
land pattern can be larger, smaller, or even take on a different
shape than the exposed pad on the package. However, the
solderable area should be at least the same size and shape as
the exposed pad on the package. Direct soldering of the
exposed pad to the thermal land will provide an efficient
thermal conduit. The thermal vias will connect the exposed
pad of the package to internal copper planes of the board.
The number of vias, spacing, via diameters and land pattern
design depend on the application and the amount of heat to
be removed from the package.
Maximum thermal and electrical performance is achieved
when an array of vias is incorporated in the land pattern.
The recommended thermal land design for NB100EP223
applications on multilayer boards comprises a 4 X 4
thermal via array using a 1.2 mm pitch as shown in Figure 8
providing an efficient heat removal path.
Figure 8. Recommended Thermal Land Pattern
All Units mm
Thermal Via Array (4 X 4)
1.2 mm Pitch
0.3 mm Diameter
Exposed Pad
Land Pattern
4.6
The via diameter should be approximately 0.3 mm with
1 oz. copper via barrel plating. Solder wicking inside the via
may result in voiding during the solder process and must be
avoided. If the copper plating does not plug the vias, stencil
print solder paste onto the printed circuit pad. This will
supply enough solder paste to fill those vias and not starve
the solder joints. The attachment process for the exposed pad
package is equivalent to standard surface mount packages.
Figure 9, “Recommended solder mask openings”, shows a
recommended solder mask opening with respect to a 4 X 4
thermal via array. Because a large solder mask opening may
result in a poor rework release, the opening should be
subdivided as shown in Figure 9. For the nominal package
standoff of 0.1 mm, a stencil thickness of 5 to 8 mils should
be considered.
Figure 9. Recommended Solder Mask Openings
All Units mm
Thermal Via Array (4 X 4)
1.2 mm Pitch
0.3 mm Diameter
Exposed Pad
Land Pattern
4.6
0.2
1.0
0.2
Proper thermal management is critical for reliable system
operation. This is especially true for highfanout and high
output drive capability products.
For thermal system analysis and junction temperature
calculation the thermal resistance parameters of the package
is provided:
Table 9. Thermal Resistance *
lfpm
qJA 5C/W
qJC 5C/W
0
35.6
3.2
100
32.8
4.9
500
30.0
6.4
* Junction to ambient and Junction to board, fourconductor
layer test board (2S2P) per JESD 518
These recommendations are to be used as a guideline,
only. It is therefore recommended that users employ
sufficient thermal modeling analysis to assist in applying the
general recommendations to their particular application to
assure adequate thermal performance. The exposed pad of
the NB100EP223 package is electrically shorted to the
substrate of the integrated circuit and GND. The thermal
land should be electrically connected to GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB100LVEP17MN | IC DRVR ECL QUAD 2.5V/3.3V 24QFN |
| NB2579ASNR2G | IC CLOCK SYNTHESIZR 4MA TSOT-6 |
| NB2669ASNR2G | IC CLOCK SYNTHESIZR 4MA TSOT-6 |
| NB2760ASNR2G | IC CLOCK SYNTHESIZR 4MA TSOT-6 |
| NB2762ASNR2G | IC CLOCK SYNTHESIZR 4MA TSOT-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB100EP223FAG | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V HSTL/PECL- HSTL Clk Driver 1:22 Dif RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| NB100EP223FAR2 | 功能描述:IC CLOCK BUFFER MUX 2:22 64-LQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:100EP 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類(lèi)型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無(wú) 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱(chēng):800-1923-6 |
| NB100EP223FAR2G | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V 1:22 HSTL/PECL to HSLT Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| NB100LVEP17 | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:2.5V / 3.3V Quad Differential Driver/Receiver |
| NB100LVEP17/D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:2.5V / 3.3V ECL Quad Differential Driver/Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。