- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8063 > N74F161AD,623 (NXP Semiconductors)IC COUNTER 4BIT BINARY 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | N74F161AD,623 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大小： | 0K |
| 描述： | IC COUNTER 4BIT BINARY 16SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | 74F |
| 邏輯類型： | 二進(jìn)制計(jì)數(shù)器 |
| 方向： | 上 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 4 |
| 復(fù)位： | 異步 |
| 計(jì)時(shí)： | 同步 |
| 計(jì)數(shù)速率： | 130MHz |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SO |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 933812190623 N74F161AD-T N74F161AD-T-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors
Product specification
74F161A, 74F163A
4-bit binary counters
2
2000 Jun 30
853–0347 24024
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive edge-triggered clock
Asynchronous Master Reset (74F161A)
Synchronous Reset (74F163A)
High speed synchronous expansion
Typical count rate of 130MHz
Industrial range (–40°C to +85°C) available
DESCRIPTION
4-bit binary counters feature an internal carry look-ahead and can be
used for high-speed counting. Synchronous operation is provided by
having all flip-flops clocked simultaneously on the positive-going
edge of the clock. The clock input is buffered.
The outputs of the counters may be preset to High or Low level. A
Low level at the Parallel Enable (PE) input disables the counting
action and causes the data at the D0–D3 inputs to be loaded into
the counter on the positive-going edge of the clock (provided that
the setup and hold requirements for PE are met). Preset takes place
regardless of the levels at Count Enable (CEP, CET) inputs.
A Low level at the Master Reset (MR) input sets all the four outputs
of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of
the levels at CP, PE, CET and CEP inputs (thus providing an
asynchronous clear function). For the 74F163A, the clear function is
synchronous. A Low level at the Synchronous Reset (SR) input sets
all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next
positive-going transition on the clock (CP) input (provided that the
setup and hold time requirements for SR are met). This action
occurs regardless of the levels at PE, CET, and CEP inputs. The
synchronous reset feature enables the designer to modify the
maximum count with only one external NAND gate (see Figure 1).
The carry look-ahead simplifies serial cascading of the counters.
Both Count Enable (CEP and CET) inputs must be High to count.
The CET input is fed forward to enable the TC output. The TC
output thus enabled will produce a High output pulse of a duration
approximately equal to the High level output of Q0. This pulse can
be used to enable the next cascaded stage (see Figure 2). The TC
output is subjected to decoding spikes due to internal race
conditions. Therefore, it is not recommended for use as clock or
asynchronous reset for flip-flops, registers, or counters.
TYPE
TYPICAL
fMAX
TYPICAL SUPPLY CURRENT
(TOTAL)
74F161A
74F163A
130MHz
46mA
ORDERING INFORMATION
ORDER CODE
DRAWING
DESCRIPTION
COMMERCIAL RANGE
VCC = 5V ±10%, Tamb = 0°C to +70°C
INDUSTRIAL RANGE
VCC = 5V ±10%, Tamb = –40°C to +85°C
DRAWING
NUMBER
16-pin plastic DIP
N74F161AN, N74F163AN
I74F161AN, I74F163AN
SOT38-4
16-pin plastic SO
N74F161AD, N74F163AD
I74F161AD, I74F163AD
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/LOW
LOAD VALUE HIGH/LOW
D0 – D3
Data inputs
1.0/1.0
20
A/0.6mA
CEP
Count Enable Parallel input
1.0/1.0
20
A/0.6mA
CET
Count Enable Trickle input
1.0/2.0
20
A/1.2mA
CP
Clock input (active rising edge)
1.0/1.0
20
A/0.6mA
PE
Parallel Enable input (active Low)
1.0/2.0
20
A/1.2mA
MR
Asynchronous Master Reset input
(active Low) for 74F161A
1.0/1.0
20
A/0.6mA
SR
Synchronous Reset input
(active Low) for 74F163A
1.0/1.0
20
A/0.6mA
TC
Terminal count output
50/33
1.0mA/20mA
Q0 – Q3
Flip-flop outputs
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
A in the High state and 0.6mA in the Low state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OSTVM111550 | TERM BLOCK PLUG 3.50MM 11POS |
| OSTHW153050 | TERMINAL BLOCK PLUG 3.81MM 15POS |
| OSTVD143150 | TERM BLOCK PLUG 3.81MM 14POS |
| OSTVD143152 | TERM BLOCK PLUG 3.81MM 14POS |
| OSTET050250 | CONN PLUG HEADER 5PS 7.62MM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| N74F161AD-T | 功能描述:計(jì)數(shù)器 IC SYNC. 4BIT BIN CNTR RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| N74F161AN | 功能描述:計(jì)數(shù)器 IC SYNC. 4BIT BIN CNTR RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| N74F161AN,602 | 功能描述:計(jì)數(shù)器 IC SYNC. 4BIT BIN CNTR RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| N74F163AD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-bit binary counter |
| N74F163AD,602 | 功能描述:計(jì)數(shù)器移位寄存器 SYNC. 4-BIT BINARY COUNTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。