
P/N : PM0403
1
1.0
FEATURES
*
*
*
*
2-port MAC bridge supports both Fast Ethernet and Ethernet/Fast Ethernet bridging
Minimum 16K byte, maximum 256K byte buffer memory
Selectable TX/FX/T4 symbol-level repeater, MII interfaces, and 10BASE serial port
T4 symbol mode includes the implementation of all PCS layers functions (8B/6T encode/decode, DE Balance
encode/decode, error detection, ....etc.)
512-bit hash filtering
Broadcast and Multicast packet filtering and inverse filtering
Optional fast forwarding modes minimizes latency
Optional dynamic auto buffer sizing
JAM-based flow control ensures lossless buffering
External Destination and Source Address filtering support
Display of buffer boundary and flow-control JAM packet counts
LED indication of flow-control JAM events
*
*
*
*
*
*
*
*
2.0
GENERAL DESCRIPTION
The Fast Ethernet Bridge Controller (FEBC) is a low-cost solution to link fast Ethernet repeaters together so that the
distance between nodes can be expanded far beyond the 200m collision domain limitation. Each network segment
connected through the bridge is in a separate collision domain, and the FEBC's function is to exchange all the good
packets between two collision domain segments. A 512-bit hash filter is implemented to further reduce the traffic
between segments if it is desired. A 10/100 bridge function is also supported.
The FEBC has two forwarding modes: (1) store-and forward : a complete packet is buffered before it is to be forwarded.
Packets with CRC errors and other anomalies are discarded. (2) 64-byte forward : a packet is forwarded after the first
64 bytes are buffered. The number of bridges that can be put in one network is constrained largely by the buffer memory
and performance consideration. Multiple FEBCs are totally invisible to the upper layer protocol.
The FEBC supports direct TX PHY interface and 25MHz-MII on both side. Port A of the FEBC also supports TX and
T4 repeater ports at the symbobl level and port B of the FEBC also supports the 7-wire serial 10 MHz interface. The
FEBC supports buffer memory from minimum 16 Kbytes to 256 Kbytes. The memory is partitioned into two sections
with section A as the receive buffer for port A and section B for port B. The size of each section is equal if both sides
are operating at 100 Mbps speed; the minimum size of each section is 8 Kbytes. In the auto-sizing mode, the FEBC
will change the buffer size according to traffic pattern in each segment.
REV. 1.4, AUG. 5, 1997
MX98742
FEBC
100 BASE FAST ETHERNET
BRIDGE CONTROLLER
PRELIMINARY