參數(shù)資料
型號: MX802LH8
廠商: Electronic Theatre Controls, Inc.
英文描述: Aluminum Electrolytic Capacitor; Capacitor Type:Computer Grade; Voltage Rating:250VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to C; Capacitance:375uF RoHS Compliant: Yes
中文描述: DVSR編解碼器
文件頁數(shù): 1/24頁
文件大?。?/td> 216K
代理商: MX802LH8
DATA BULLETIN
MX802
DVSR CODEC
1998 MX-COM, Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054
All trademarks and service marks are held by their respective companies.
Doc. # 20480033.008
Features
DVSR (Data/Voice Storage and Retrieval)
Codec
CVSD Codec Encoder and Decoder
Control and Timing Circuitry for 4Mbits
of external DRAM
Low Power Operation
Member of DBS800 Family (C-BUS
Compatible)
Applications
Answering Machines where an incoming
speech message is stored for later recall
Busy Buffering, in which an outgoing
speech message is stored temporarily
Automatic transmission of pre-recorded
alarm or status messages.
Time Domain Scrambling of Speech
messages
VOX control of transmitter functions
Temporary Data Storage, such as
buffering of over-air data transmissions
CDATA
CDATA
SPLAY
COUNTERS
STORE
COUNTERS
BUFFER
BUFFER
POWER
CONTROL
RSTATUS
C-BUS INTERFACE AND CONTROL LOGIC
GCLOCK
OUT
AIN
DATA
CDATA
CLOCK
XTAL/
DEMOD
MOD
CLOCK
CLOCK
PIDLE
V
DD
V
SS
V
BIAS
DRAA1/DEI
(DEIN)
DRA0/ENO
(EOUT)
A2/DCK
A3/ECK
A4
A5
A6
A7
A8
A9
WE CAS RAS1 RAS2 RAS3 RAS4
ECLOCK
DCLOCK
DRAM CONTROL AND TIMING
XTAL
IRQ
CS
DIRECT ACCESS CLOCKS AND DATA
DRAM ADDRESS LINES
The MX802 Data/Voice Storage and Retrieval (DVSR) Codec contains a Continuously Variable Slope Delta
Modulation (CVSD) encoder and decoder as well as control and timing circuitry for up to 4Mbits of external
DRAM. As a member of the DBS800 series, it also contains interface and control logic for the “C-BUS” serial
interface.
When used with external DRAM, theMX802 had four primary functions: Speech Storage, Speech layback,
Data Storage, and Data Retrieval. The Speech Storage and Playback may be performed concurrently with
data storage or retrieval.
On-chip the Delta Codec is supported by input and output analog switched-capacitor filters and audio output
switching circuitry. The DRAM control and timing circuitry provides all the necessary address, control, and
refresh signals to interface to external DRAM.
The MX802 may also be used without DRAM (as a “stand alone” CVSD Codec), in which case direct access
is provided to the CVSD Codec digital data and clock signals. All signals are controlled by “C-BUS”
commands from the system microcontroller.
The MX802 may be used with a 5.0V power supply and is available in the following packages:
24-pin PLCC (MX802LH), 28-pin PLCC (MX802LH8), and 28-pin PDIP (MX802P).
相關PDF資料
PDF描述
MX802 DVSR CODEC
MX802J DVSR CODEC
MX802LH DVSR CODEC
MX8335 RAMBUS CLOCK GENERATOR
MX8335MC RAMBUS CLOCK GENERATOR
相關代理商/技術參數(shù)
參數(shù)描述
MX80387 WAF 制造商:Intel 功能描述:
MX803A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Signaling Processor
MX803ADW 制造商:CML Innovative Technologies 功能描述:Audio Signalling Processor, Tube
MX803AJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Signaling Processor
MX803ALH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Signaling Processor