- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380570 > MX29LV640TXBI-90 (MACRONIX INTERNATIONAL CO LTD) 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | MX29LV640TXBI-90 |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 中文描述： | 4M X 16 FLASH 3V PROM, 90 ns, PBGA63 |
| 封裝： | 11 X 12 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MO-210, CSP-63 |
| 文件頁(yè)數(shù)： | 24/70頁(yè) |
| 文件大小： | 1188K |
| 代理商： | MX29LV640TXBI-90 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
24
P/N:PM0920
REV. 1.2, NOV. 05, 2003
MX29LV640T/B
AUTOMATIC CHIP/SECTOR ERASE COM-
MAND
The device does not require the system to preprogram
prior to erase. The Automatic Erase algorithm automati-
cally pre-program and verifies the entire memory for an
all zero data pattern prior to electrical erase. The system
is not required to provide any controls or timings during
these operations. Table 2 shows the address and data
requirements for the chip erase command sequence.
Any commands written to the chip during the Automatic
Erase algorithm are ignored. Note that a hardware reset
during the chip erase operation immediately terminates
the operation. The Chip Erase command sequence should
be reinitiated once the device has returned to reading
array data, to ensure data integrity.
The system can determine the status of the erase op-
eration by using Q7, Q6, Q2, or RY/BY. See "Write Op-
eration Status" for information on these status bits. When
the Automatic Erase algorithm is complete, the device
Pins
Manufacture code
Device code for MX29LV640T
A0
VIL
VIH
A1
VIL
VIL
Q7
1
1
Q6
1
1
Q5
0
0
Q4
0
0
Q3
0
1
Q2
0
0
Q1
1
0
Q0
0
1
Code(Hex)
C2H
22C9H (word)
XXC9H (byte)
22CBH (word)
XXCBH (byte)
Device code for MX29LV640B
VIH
VIL
1
1
0
0
1
0
1
1
TABLE 3. SILICON ID CODE
SETUP AUTOMATIC CHIP/SECTOR ERASE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cycles
are then followed by the chip erase command 10H, or
the sector erase command 30H.
returns to reading array data and addresses are no longer
latched.
Figure 3 illustrates the algorithm for the erase operation.
See the Erase/Program Operations tables in "AC Char-
acteristics" for parameters, and to Figure 16 for timing
diagrams.
sector boundaries. A bit cannot be programmed from a
"0" back to a "1". Attempting to do so may halt the
operation and set Q5 to "1" ,” or cause the Data Polling
algorithm to indicate the operation was successful.
However, a succeeding read will show that the data is
still "0". Only erase operations can convert a "0" to a
"1".
The MX29LV640T/B contains a Silicon-ID-Read opera-
tion to supplement traditional PROM programming meth-
odology. The operation is initiated by writing the read
silicon ID command sequence into the command regis-
ter. Following the command write, a read cycle with
A1=VIL,A0=VIL retrieves the manufacturer code of C2H.
A read cycle with A1=VIL, A0=VIH returns the device
code of 22C9H/22CBH for MX29LV640T/B.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX29LV640TXCC-12 | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX29LV640TXCC-90 | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX29LV640TXCI-12 | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX29LV640TXCI-90 | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX29LV640TXEC-12 | 64M-BIT [8M x 8/4M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX29LV800CBMC-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 44SOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1 M x 8 / 512 K x 16) 70 ns Parallel Flash - SOP-44 |
| MX29LV800CBMC-90G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 90NS 44SOP |
| MX29LV800CBMI-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 44SOP |
| MX29LV800CBTC-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 48TSOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1M x 8/512k x 16) 90 ns Parallel Flash - TSOP-48 |
| MX29LV800CBTC-90G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 90NS 48TSOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1M x 8/512k x 16) 90 ns Parallel Flash - TSOP-48 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。