- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380550 > MX28F640C3TXAI-12 (MACRONIX INTERNATIONAL CO LTD) 64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | MX28F640C3TXAI-12 |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | DRAM |
| 英文描述： | 64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| 中文描述： | 4M X 16 FLASH 3V PROM, 120 ns, PBGA48 |
| 封裝： | 11 X 12 MM, 1.20 MM HEIGHT, 0.75 MM PITCH, MO-207, CSP-48 |
| 文件頁數(shù)： | 5/44頁 |
| 文件大小： | 653K |
| 代理商： | MX28F640C3TXAI-12 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
5
P/N:PM0900
MX28F640C3T/B
REV. 0.6, AUG. 20, 2003
Table 1. Pin Description
Symbol
A0-A21
Type
input
Description and Function
Address inputs for memory address. Data pin float to high-impedance when the chip is
deselected or outputs are disable. Addresses are internally latched during a write or
erase cycle.
Data inputs/outputs: Inputs array data on the second CE and WE cycle during a pro-
gram command. Data is internally latched. Outputs array and configuration data. The
data pin float to tri-state when the chip is de-selected.
Activates the device's control logic, input buffers, and sense amplifiers. CE high de-
selects the memory device and reduce power consumption to standby level. CE is
active low.
Reset Deep Power Down: when RESET=VIL, the device is in reset/deep power down
mode, which drives the outputs to High Z, resets the WSM and minimizes current level.
When RESET=VIH, the device is normal operation. When RESET transition the device
defaults to the read array mode.
Write Enable: to control write to CUI and array sector. WR=VIL becomes active. The
data and address is latched WE on the rising edge of the second WE pulse.
Program/Erase Power Supply:(1.65V~3.6V)
Lower VPP<VPPLK, to protect any contents against Program and Erase Command.
Set VPP=VCC for in-system Read, Program and Erase Operation.
Output enable: gates the device's outputs during a real cycle.
Write protect: when WP is VIL, the boot sectors cannot be written or erased. When WP
is VIH, locked boot sectors cannot be written or erase. WP is not affected parameter
and main sectors.
Device power supply: (2.7V~3.6V).
I/O Power Supply: supplies for input/output buffers.
[2.7V~3.6V] This input should be tied directly to VCC.
Ground voltage: all the GND pin shall not be connected.
Q0-Q15
input/output
CE
input
RESET
input
WE
input
VPP
input/supply
OE
WP
input
input
VCC
VCCQ
supply
input
GND
supply
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX28F640C3TXAI-90 | 64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX29F001B | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TQC-55 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TQC-70 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX29F001TQC-90 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX28F640C3TXAI-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:64M-BIT [4M x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY |
| MX-293-10 | 制造商:Maxxtro 功能描述:Bulk |
| MX-293-25 | 制造商:Maxxtro 功能描述:Bulk |
| MX-295-10 | 制造商:Maxxtro 功能描述: |
| MX-295-25 | 制造商:Maxxtro 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。