- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380548 > MX28F1000PQC-12C4 (MACRONIX INTERNATIONAL CO LTD) 1M-BIT [128K x 8] CMOS FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | MX28F1000PQC-12C4 |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | DRAM |
| 英文描述： | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| 中文描述： | 128K X 8 FLASH 12V PROM, 120 ns, PQCC32 |
| 封裝： | PLASTIC, MO-052, LCC-32 |
| 文件頁數(shù)： | 7/33頁 |
| 文件大?。?/td> | 127K |
| 代理商： | MX28F1000PQC-12C4 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
7
P/N: PM0340
REV. 1.6, JAN. 19, 1999
MX28F1000P
COMMAND DEFINITIONS
When low voltage is applied to the VPP pin, the con-
tents of the command register default to 00H, enabling
read-only operation.
Placing high voltage on the VPP pin enables read/write
operations. Device operations are selected by writing
specific data patterns into the command register. Ta-
ble 1 defines these MX28F1000P register commands.
Table 2 defines the bus operations of MX28F1000P.
TABLE 2. MX28F1000P BUS OPERATIONS
OPERATION
VPP(1)
A0
A9
CE
OE
WE
DQ0-DQ7
READ-ONLY
Read
VPPL
A0
A9
VIL
VIL
VIH
Data Out
Output Disable
VPPL
X
X
VIL
VIH
VIH
Tri-State
Standby
VPPL
X
X
VIH
X
X
Tri-State
Read Silicon ID (Mfr)(2)
VPPL
VIL
VID(3)
VIL
VIL
VIH
Data = C2H
Read Silicon ID (Device)(2)
VPPL
VIH
VID(3)
VIL
VIL
VIH
Data = 1AH
READ/WRITE
Read
VPPH
A0
A9
VIL
VIL
VIH
Data Out(4)
Standby(5)
VPPH
X
X
VIH
X
X
Tri-State
Write
VPPH
A0
A9
VIL
VIH
VIL
Data In(6)
NOTES:
1. VPPL may be grounded, a no-connect with a resistor tied
to ground, or < VCC + 2.0V. VPPH is the programming
voltage specified for the device. When VPP = VPPL,
memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed
via a command register write sequence. Refer to Table
1. All other addresses are don't care.
3. VID is the Silicon-ID-Read high voltage.(11.5V to 13v)
4. Read operations with VPP = VPPH may access array
data or Silicon ID codes.
5. With VPP at high voltage, the standby current equals ICC
+ IPP (standby).
6. Refer to Table 1 for valid Data-In during a write operation.
7. X can be VIL or VIH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX28F1000PQC-70C4 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQC-90C4 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQI-12 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQI-70 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQI-90 | 1M-BIT [128K x 8] CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX28F1000PQC-70C4 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQC90C4 | 制造商:MACRONIX 功能描述:* |
| MX28F1000PQC-90C4 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQI-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:1M-BIT [128K x 8] CMOS FLASH MEMORY |
| MX28F1000PQI-70 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:1M-BIT [128K x 8] CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。