參數(shù)資料
型號: MX27C4000API-15
廠商: MACRONIX INTERNATIONAL CO LTD
元件分類: DRAM
英文描述: 4M-BIT [512K x8] CMOS OTP ROM
中文描述: 512K X 8 OTPROM, 150 ns, PDIP32
封裝: 0.600 INCH, PLASTIC, DIP-32
文件頁數(shù): 3/15頁
文件大?。?/td> 932K
代理商: MX27C4000API-15
3
MX27C4000A
REV. 1.6, JUL. 19, 2001
P/N: PM00694
NOTES:
1. VH = 12.0 V
±
0.5 V
2. X = Either VIH or VIL
3. A1 - A8 = A10 - A18 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during programming.
MODE SELECT TABLE
PINS
A9
X
X
X
X
X
X
X
VH
VH
MODE
Read
Output Disable
Standby (TTL)
Standby (CMOS)
Program
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
CE
VIL
VIL
VIH
VCC
±
0.3V
VIL
VIH
VIH
VIL
VIL
OE
VIL
VIH
X
X
VIH
VIL
VIH
VIL
VIL
A0
X
X
X
X
X
X
X
VIL
VIH
VPP
VCC
VCC
VCC
VCC
VPP
VPP
VPP
VCC
VCC
OUTPUTS
DOUT
High Z
High Z
High Z
DIN
DOUT
High Z
C2H
C0H
at the outputs. Chip Enable (CE) is the power control
and should be used for device selection. Output Enable
(OE) is the output control and should be used to gate
data to the output pins, independent of device selection.
Assuming that addresses are stable, address access
time (tACC) is equal to the delay from CE to output (tCE).
Data is available at the outputs tOE after the falling edge
of OE's, assuming that CE has been LOW and
addresses have been stable for at least tACC - tOE.
STANDBY MODE
The MX27C4000A has a CMOS standby mode which
reduces the maximum VCC current to 100 uA. It is
placed in CMOS standby when CE is at VCC
±
0.3 V.
The MX27C4000A also has a TTL-standby mode which
reduces the maximum VCC current to 1.5 mA. It is
placed in TTL-standby when CE is at VIH. When in
standby mode, the outputs are in a high-impedance
state, independent of the OE input.
TWO-LINE OUTPUT CONTROL FUNCTION
To accommodate multiple memory connections, a two-
line control function is provided to allow for:
1. Low memory power dissipation,
2. Assurance that output bus contention will not
occur.
It is recommended that CE be decoded and used as the
primary device-selecting function, while OE be made a
common connection to all devices in the array and
connected to the READ line from the system control bus.
This assures that all deselected memory devices are in
their low-power standby mode and that the output pins
are only active when data is desired from a particular
memory device.
SYSTEM CONSIDERATIONS
During the switch between active and standby
conditions, transient current peaks are produced on the
rising and falling edges of Chip Enable. The magnitude
of these transient current peaks is dependent on the
output capacitance loading of the device. At a minimum,
a 0.1 uF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between
VCC and GND to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM
arrays, a 4.7 uF bulk electrolytic capacitor should be
used between VCC and GND for each eight devices.
The location of the capacitor should be close to where
the power supply is connected to the array.
相關(guān)PDF資料
PDF描述
MX27C4000ATC-10 4M-BIT [512K x8] CMOS OTP ROM
MX27C4000ATC-12 4M-BIT [512K x8] CMOS OTP ROM
MX27C4000ATC-15 4M-BIT [512K x8] CMOS OTP ROM
MX27C4000ATI-10 4M-BIT [512K x8] CMOS OTP ROM
MX27C4000ATI-12 4M-BIT [512K x8] CMOS OTP ROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX27C4000API-90 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8] CMOS OTP ROM
MX27C4000AQC-10 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8] CMOS OTP ROM
MX27C4000AQC-12 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8] CMOS OTP ROM
MX27C4000AQC-15 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8] CMOS OTP ROM
MX27C4000AQC-90 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8] CMOS OTP ROM