- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376212 > MX118DW (Electronic Theatre Controls, Inc.) FULL-DUPLEX SCRAMBLER FOR CORDLESS TELEPHONES PDF資料下載
參數(shù)資料
| 型號： | MX118DW |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | FULL-DUPLEX SCRAMBLER FOR CORDLESS TELEPHONES |
| 中文描述： | 全雙工加擾的無繩電話 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 380K |
| 代理商： | MX118DW |
MX-COM, INC.
Page 3
MX118
Pin Function Chart
Pin
Function
1
Xtal:
This is the output of the clock oscillator inverter.
2
No Connection.
3
C1 Filter Output:
This is the output of the channel 1 input filter. It should be coupled to pin 4 (C1
Balanced Modulator Input) by a 1.0
μ
F cap. See Figure 3.
4
C1 Balanced Modulator Input:
This is the input to the channel 1 balanced modulator. Internally
biased at V
DD
/2, it should be coupled to pin 3 (C1 Filter Output) by capacitor C
2
.
5
V
SS
:
Negative supply (GND).
6
C1 Output:
This is the analog output of channel 1. It is internally biased at V
DD
/2.
7
C1 Gain Amp Output:
This is the output pin of the channel 1 gain adjusting op-amp. See Figure 4
for test gain setting components.
8
C1 Input:
This is the analog signal input to channel 1. This input is to a gain adjusting op-amp whose
gain is set by internal components. See Figure 4.
9
C2 Input:
This is the analog signal input to channel 2. This input is to a gain adjusting op-amp whose
gain is set by internal components. See Figure 4.
10
C2 Gain Amp Output:
This is the output pin of the channel 2 gain adjusting op-amp. See Figure 4
for test gain setting components.
11
C2 Output:
This is the analog output of channel 2. It is internally biased at V
DD
/2.
12
V
capacitor. See Figure 3.
BIAS
:
This is the analog bias line at V
DD
/2. It should be coupled to V
SS
by a 1.0
μ
F or greater
13
C2 Balanced Modulator Input:
This is the input to the channel 2 balanced modulator. Internally
biased at V
DD
/2, it should be coupled to pin 14 (C2 Filter Output) by capacitor C
7
.
14
C2 Filter Output:
This is the output of the channel 1 input filter. It should be coupled to pin 13 (C2
Balanced Modulator Input) by a 1.0
μ
F capacitor. See Figure 3.
15
V
DD
:
Positive supply of 3.0 V to 5.5 V.
16
Xtal/Clock:
4.433619 MHz or an externally derived clock is injected at this pin. (See Figure 3.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX118P | FULL-DUPLEX SCRAMBLER FOR CORDLESS TELEPHONES |
| MX16 | LOW NOISE JFETS |
| MX205Q | Low Cost, 5.0g, Dual Axis Accelerometer with Analog Outputs |
| MX205QC | Low Cost, 5.0g, Dual Axis Accelerometer with Analog Outputs |
| MX205QL | Low Cost, 5.0g, Dual Axis Accelerometer with Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX118P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FULL-DUPLEX SCRAMBLER FOR CORDLESS TELEPHONES |
| MX12 | 制造商:Lovato Electric Inc 功能描述: |
| MX-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MX |
| MX-12000 | 制造商:Maxxtro 功能描述: |
| MX1200S | 制造商:Pomona Electronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。