參數(shù)資料
          型號: MU9C1485-90TCC
          英文描述: Content Addressable Memory
          中文描述: 內(nèi)容可尋址存儲器
          文件頁數(shù): 10/28頁
          文件大?。?/td> 246K
          代理商: MU9C1485-90TCC
          MU9C1480A/L Draft
          Rev. 3.0 Draft
          10
          OPERATIONAL CHARACTERISTICS Continued
          Notes:
          1.
          2.
          Default Command Write cycle destination (does not require a TCO instruction).
          Default Command Write cycle destination (no TCO instruction required) if Address Field flag was set in bit 11 of the
          instruction loaded in the previous cycle.
          Loaded or read on the Command Write or Read cycle immediately following a TCO instruction. Active for one Command
          Write or Read cycle only. NFA register cannot be loaded this way.
          Default Command Read cycle source (does not require a TCO instruction).
          Default Command Read cycle source (does not require a TCO instruction) if the previous cycle was a Command Read of
          Status Register Bits 15–0. If next cycle is not a Command Read cycle, any subsequent Command Read cycle will access the
          Status Register Bits 15–0.
          Default persistent source and destination on power-up and after Reset. If other resources were sources or destinations,
          SPD CR or SPS CR restores the Comparand register as the destination or source.
          Selected by executing a Select Persistent Destination instruction.
          Selected by executing a Select Persistent Source instruction.
          Access may require multiple 16-bit Read or Write cycles. The Segment Control register is used to control the selection of the
          desired 16-bit segment(s) by establishing the Segment counters’ start and end limits and count values.
          10. Device is deselected if Device Select register setting does not equal Page Address register setting, unless the Device Select
          Register is set to FFFFH, which allows only write access to the device. (Writes to the Device Select register are always
          active.) Device may also be deselected under locked daisy chain conditions as shown in Tables 5a and 5b on page 12.
          11. A Command Read cycle after a TCO PS or TCO PD reads back the Instruction decoder bits that were last set to select a
          persistent source or destination. The TCO PS instruction will also read back the Device ID.
          3.
          4.
          5.
          6.
          7.
          8.
          9.
          /CM
          L
          L
          H
          H
          X
          /W
          L
          H
          L
          H
          X
          I/O Status
          IN
          IN
          IN
          IN
          IN
          IN
          IN
          OUT
          OUT
          OUT
          OUT
          OUT
          OUT
          OUT
          OUT
          OUT
          HIGH-Z
          IN
          IN
          IN
          IN
          IN
          IN
          IN
          OUT
          OUT
          OUT
          OUT
          OUT
          HIGH-Z
          HIGH-Z
          Operation
          Load Instruction decoder
          Load Address register
          Load Control register
          Load Page Address register
          Load Segment Control register
          Load Device Select register
          Deselected
          Read Next Free Address register
          Read Address register
          Read Status Register bits 15–0
          Read Status Register bits 31–16
          Read Control register
          Read Page Address register
          Read Segment Control register
          Read Device Select register
          Read Current Persistent Source or Destination
          Deselected
          Load Comparand register
          Load Mask Register 1
          Load Mask Register 2
          Write Memory Array at address
          Write Memory Array at Next Free address
          Write Memory Array at Highest-Priority match
          Deselected
          Read Comparand register
          Read Mask Register 1
          Read Mask Register 2
          Read Memory Array at address
          Read Memory Array at Highest-Priority match
          Deselected
          Deselected
          Cycle Type
          Cmd Write
          Cmd Read
          Data Write
          Data Read
          /E
          L
          L
          L
          L
          H
          Notes
          1
          2,3
          3
          3
          3
          3
          10
          3
          3
          4
          5
          3
          3
          3
          3
          3,11
          10
          6,9
          7,9
          7,9
          7,9
          7,9
          7,9
          10
          6, 9
          8, 9
          8, 9
          8, 9
          7, 8
          10
          SPS
          ü
          ü
          ü
          ü
          ü
          SPD
          ü
          ü
          ü
          ü
          ü
          ü
          TCO
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          ü
          Table 3: Input/Output Operations
          相關(guān)PDF資料
          PDF描述
          MU9C1640-40DC Content Addressable Memory
          MU9C1902-35SC x9 Asynchronous FIFO
          MU9C1902-35PC x9 Asynchronous FIFO
          MU9C1902-35EC x9 Asynchronous FIFO
          MU9C1902-25SC x9 Asynchronous FIFO
          相關(guān)代理商/技術(shù)參數(shù)
          參數(shù)描述
          MU9C1485A-12TCC 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:WidePort LANCAM㈢ Family
          MU9C1485A-12TCI 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:WidePort LANCAM㈢ Family
          MU9C1485A-50TCC 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:WidePort LANCAM㈢ Family
          MU9C1485A-70TCC 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:WidePort LANCAM㈢ Family
          MU9C1485A-70TCI 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:WidePort LANCAM㈢ Family