- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96092 > MTD5N25E-T4 (MOTOROLA INC) 5 A, 250 V, 1 ohm, N-CHANNEL, Si, POWER, MOSFET PDF資料下載
參數(shù)資料
| 型號(hào)： | MTD5N25E-T4 |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | 5 A, 250 V, 1 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 文件頁(yè)數(shù)： | 8/10頁(yè) |
| 文件大小： | 252K |
| 代理商： | MTD5N25E-T4 |
MTD5N25E
7
Motorola TMOS Power MOSFET Transistor Device Data
INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the total
design. The footprint for the semiconductor packages must be
the correct size to ensure proper solder connection interface
between the board and the package. With the correct pad
geometry, the packages will self align when subjected to a
solder reflow process.
0.190
4.826
mm
inches
0.100
2.54
0.063
1.6
0.165
4.191
0.118
3.0
0.243
6.172
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
The power dissipation for a surface mount device is a
function of the drain pad size.
These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a surface
mount device is determined by TJ(max), the maximum rated
junction temperature of the die, R
θJA, the thermal resistance
from the device junction to ambient, and the operating
temperature, TA. Using the values provided on the data sheet,
PD can be calculated as follows:
PD =
TJ(max) – TA
R
θJA
The values for the equation are found in the maximum
ratings table on the data sheet. Substituting these values into
the equation for an ambient temperature TA of 25°C, one can
calculate the power dissipation of the device. For a DPAK
device, PD is calculated as follows.
PD =
150
°C – 25°C
71.4
°C/W
= 1.75 Watts
The 71.4
°C/W for the DPAK package assumes the use of
the recommended footprint on a glass epoxy printed circuit
board to achieve a power dissipation of 1.75 Watts. There are
other alternatives to achieving higher power dissipation from
the surface mount packages. One is to increase the area of the
drain pad. By increasing the area of the drain pad, the power
dissipation can be increased. Although one can almost double
the power dissipation with this method, one will be giving up
area on the printed circuit board which can defeat the purpose
of using surface mount technology. For example, a graph of
R
θJA versus drain pad area is shown in Figure 15.
Figure 15. Thermal Resistance versus Drain Pad
Area for the DPAK Package (Typical)
1.75 Watts
Board Material = 0.0625
″
G–10/FR–4, 2 oz Copper
80
100
60
40
20
10
8
6
4
2
0
3.0 Watts
5.0 Watts
TA = 25°C
A, AREA (SQUARE INCHES)
T
O
AMBIENT
(
C/W)°
R
JA
,THERMAL
RESIST
ANCE,
JUNCTION
θ
Another alternative would be to use a ceramic substrate or
an aluminum core board such as Thermal Clad
. Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTD5P06ET4 | 5 A, 60 V, 0.55 ohm, P-CHANNEL, Si, POWER, MOSFET |
| MTD5P06V-1 | 5 A, 60 V, 0.45 ohm, P-CHANNEL, Si, POWER, MOSFET |
| MTD5P06V1 | 5 A, 60 V, 0.45 ohm, P-CHANNEL, Si, POWER, MOSFET |
| MTD6N08 | 6 A, 80 V, 0.25 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-252 |
| MTD6N08-1 | 6 A, 80 V, 0.25 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-251 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTD5P06E | 制造商:Motorola Inc 功能描述: |
| MTD5P06V | 制造商:ON Semiconductor 功能描述:Trans MOSFET P-CH 60V 5A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET P D-PAK |
| MTD5P06V_03 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 5 Amps, 60 Volts P−Channel DPAK |
| MTD5P06V1 | 制造商:ON Semiconductor 功能描述:POWER MOSFET 5 AMPS, 60 VOLTS P-CHANNEL DPAK 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MTD5P06VT4 | 功能描述:MOSFET 60V 5A P-Channel RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。