參數(shù)資料
型號: MT9045AN
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: T1/E1/OC3 System Synchronizer
中文描述: SPECIALTY TELECOM CIRCUIT, PDSO48
封裝: 0.300 INCH, MO-118AA, SSOP-48
文件頁數(shù): 6/34頁
文件大?。?/td> 495K
代理商: MT9045AN
MT9045
Data Sheet
6
Zarlink Semiconductor Inc.
Figure 3 - TIE Correction Circuit
As shown in Figure 3, the TIE Corrector Circuit receives one of the two reference (PRI or SEC) signals, passes the
signal through a programmable delay line, and uses this delayed signal as an internal virtual reference, which is
input to the DPLL. Therefore, the virtual reference is a delayed version of the selected reference.
During a switch from one reference to the other, the State Machine first changes the mode of the device
from Normal to Holdover. In Holdover Mode, the DPLL no longer uses the virtual reference signal, but generates an
accurate clock signal using storage techniques. The Compare Circuit then measures the phase delay between the
current phase (feedback signal) and the phase of the new reference signal. This delay value is passed to the
Programmable Delay Circuit (See Figure 3). The new virtual reference signal is now at the same phase position as
the previous reference signal would have been if the reference switch not taken place. The State Machine then
returns the device to Normal Mode.
The DPLL now uses the new virtual reference signal, and since no phase step took place at the input of the DPLL,
no phase step occurs at the output of the DPLL. In other words, reference switching will not create a phase change
at the input of the DPLL, or at the output of the DPLL.
Since internal delay circuitry maintains the alignment between the old virtual reference and the new virtual
reference, a phase error may exist between the selected input reference signal and the output signal of the DPLL.
This phase error is a function of the difference in phase between the two input reference signals during reference
rearrangements. Each time a reference switch is made, the delay between input signal and output signal will
change. The value of this delay is the accumulation of the error measured during each reference switch.
The programmable delay circuit can be zeroed by applying a logic low pulse to the TIE Circuit Reset (TCLR) pin. A
minimum reset pulse width is 300ns. This results in a phase alignment between the input reference signal and the
output signal as shown in Figure 14. The speed of the phase alignment correction is limited to 5ns per 125us, and
convergence is in the direction of least phase travel.
The state diagram of Figure 7 indicates which state changes the TIE Corrector Circuit is activated.
Programmable
Delay Circuit
Control Signal
Delay Value
TCLR
Resets Delay
Compare
Circuit
TIE Corrector
Enable
from
State Machine
Control
Circuit
Feedback
Signal from
Frequency
Select MUX
PRI or SEC
from
Reference
Select Mux
Virtual
Reference
to DPLL
相關(guān)PDF資料
PDF描述
MT9046 T1/E1 System Synchronizer with Holdover
MT9046AN T1/E1 System Synchronizer with Holdover
MT90503 2048VC AAL1 SAR
MT90503AG CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes
MT90520 8-Port Primary Rate Circuit Emulation AAL1 SAR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9045AN1 制造商:Microsemi Corporation 功能描述:FRAMER E1/OC3/T1 3.3V 48SSOP - Rail/Tube 制造商:Microsemi Corporation 功能描述:T1/E1/OC3 SYSTEM SYNCHRONIZER
MT9045ANR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/OC3/T1 3.3V 48SSOP - Tape and Reel 制造商:Microsemi Corporation 功能描述:iB FREE T1/E1/OC3 SYSTEM SYNCHRONIZER 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/OC3/T1 3.3V 48SSOP - Tape and Reel
MT9046 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
MT9046AN 制造商:Microsemi Corporation 功能描述:
MT9046AN1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER T1/E1 48SSOP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER T1/E1 48SSOP