- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT9040 (Zarlink Semiconductor Inc.) T1/E1 Synchronizer PDF資料下載
參數(shù)資料
| 型號： | MT9040 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | T1/E1 Synchronizer |
| 中文描述： | 的T1/E1同步 |
| 文件頁數(shù)： | 7/27頁 |
| 文件大?。?/td> | 424K |
| 代理商： | MT9040 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
MT9040
Data Sheet
7
Zarlink Semiconductor Inc.
Control and Mode of Operation
The MT9040 has two possible modes of operation, Normal and Freerun. As shown in Table 2, the Mode/Control
Select pin MS selects the mode.
Normal Mode
Normal Mode is typically used when a slave clock source, synchronized to the network is required.
In Normal Mode, the MT9040 provides timing (C1.5o, C2o, C4o, C8o, C16o and C19o) and frame synchronization
(F0o, F8o, F16o, TSP and RSP) signals, which are synchronized to the reference input. The input reference signal
may have a nominal frequency of 8kHz, 1.544MHz, 2.048MHz or 19.44MHz.
From a reset condition, the MT9040 will take up to 30 seconds (see AC Electrical Characteristics) of input reference
signal to output signals which are synchronized (phase locked) to the reference input.
The reference frequencies are selected by the frequency control pins FS2 and FS1 as shown in Table 1.
Fast Lock Mode
Fast Lock Mode is a submode of Normal Mode, it is used to allow the MT9040 to lock to a reference more quickly
than Normal mode will allow. Typically, the PLL will lock to the incoming reference within 500 ms if the FLOCK pin is
set high.
Freerun Mode
Freerun Mode is typically used when a master clock source is required, or immediately following system power-up
before network synchronization is achieved.
In Freerun Mode, the MT9040 provides timing and synchronization signals which are based on the master clock
frequency (OSCi) only, and are not synchronized to the reference signal.
The accuracy of the output clock is equal to the accuracy of the master clock (OSCi). So if a
±
32ppm output clock
is required, the master clock must also be
±
32ppm. See Applications - Crystal and Clock Oscillator sections.
MT9040 Measures of Performance
The following are some synchronizer performance indicators and their corresponding definitions.
Intrinsic Jitter
Intrinsic jitter is the jitter produced by the synchronizing circuit and is measured at its output. It is measured by
applying a reference signal with no jitter to the input of the device, and measuring its output jitter. Intrinsic jitter may
also be measured when the device is free running by measuring the output jitter of the device. Intrinsic jitter is
usually measured with various bandlimiting filters depending on the applicable standards. In the MT9040, the
intrinsic Jitter is limited to less than 0.02UI on the 2.048MHz and 1.544MHz clocks.
MS
Mode
0
NORMAL
1
FREERUN
Table 2 - Operating Modes and States
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9040AN | T1/E1 Synchronizer |
| MT9043 | T1/E1 System Synchronizer |
| MT9043AN | T1/E1 System Synchronizer |
| MT9043AN48PINSSOP | T1/E1 System Synchronizer |
| MT9045 | T1/E1/OC3 System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90401 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| MT90401AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH System Synchronizer |
| MT90401AB1 | 制造商:Microsemi Corporation 功能描述:FRAMER SDH/SONET 3.3V 80LQFP EP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP |
| MT9040AN | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Synchronizer |
| MT9040AN1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。