參數(shù)資料
型號(hào)： MT90221AL
廠商： Mitel Networks Corporation
英文描述： Quad IMA/UNI PHY Device
中文描述： 四IMA的/單向物理層設(shè)備
文件頁數(shù)： 8/114頁
文件大小： 304K
代理商： MT90221AL
MT90221
vi
List of Tables
Pin Description ....................................................................................................................................................... 4
Pinout Summary..................................................................................................................................................... 7
Table 1 - IDCR Integration Register Value........................................................................................................... 12
Table 2 - ICP Cell Description.............................................................................................................................. 13
Table 3 - Cell Acquisition Time............................................................................................................................. 16
Table 4 - Differential Delay for Various Memory Configuration............................................................................ 19
Table 5 - Conversion Factors Time/Cell (msec)................................................................................................... 20
Table 6 - PCM Modes........................................................................................................................................... 24
Table 7 - PCM Clock and Mapping Options......................................................................................................... 24
Table 8 - T1Channel Mapping Using 3 Channels Every 4 Channels................................................................... 25
Table 9 - T1 Channel Mapping Using 24 Consecutive Channels......................................................................... 25
Table 10 - Channel Mapping from ST-BUS to E1 ................................................................................................ 27
Table 11 - Register Summary............................................................................................................................... 38
Table 12 - UTOPIA Input Link Address Registers................................................................................................ 41
Table 13 - UTOPIA Input Group Address Registers............................................................................................. 41
Table 14 - UTOPIA Input Link PHY Enable Register ........................................................................................... 41
Table 15 - UTOPIA Input Group PHY Enable Register........................................................................................ 42
Table 16 - Utopia Input Control Register.............................................................................................................. 42
Table 17 - UTOPIA Output Link Address Registers............................................................................................. 42
Table 18 - UTOPIA Output Group Address Registers......................................................................................... 43
Table 19 - UTOPIA Output Link PHY Enable Register......................................................................................... 43
Table 20 - UTOPIA Output Group PHY Enable Register..................................................................................... 43
Table 21 - RX UTOPIA IMA Group FIFO Overflow Enable Register.................................................................... 44
Table 22 - RX UTOPIA Link FIFO Overflow Enable Register .............................................................................. 44
Table 23 - TX Cell RAM Control Register............................................................................................................ 45
Table 24 - TX UTOPIA FIFO Level Register........................................................................................................ 45
Table 25 - TX FIFO Length Definition Register 1................................................................................................. 45
Table 26 - TX FIFO Length Definition Register 2................................................................................................ 45
Table 27 - TX FIFO Length Definition Register 3................................................................................................. 46
Table 28 - TX FIFO Length Definition Register 4................................................................................................ 46
Table 29 - TX FIFO Length Definition Register 5................................................................................................ 46
Table 30 - TX FIFO Length Definition Register 6................................................................................................. 46
Table 31 - TX Group Control Mode Registers..................................................................................................... 47
Table 32 - TX Link ID Registers .......................................................................................................................... 47
Table 33 - TX ICP Cell Offset Registers.............................................................................................................. 47
Table 34 - TX IDCR Integration Registers............................................................................................................ 48
Table 35 - TX Link Control Registers ................................................................................................................... 48
Table 36 - TX IMA Control Registers................................................................................................................... 49
Table 37 - TX IMA Mode Status Register............................................................................................................ 49
Table 38 - TX ICP Cell Handler Register.............................................................................................................. 50
Table 39 - TX ICP Cell Interrupt Enable Register................................................................................................ 50
Table 40 - TX ICP Cell Registers ........................................................................................................................ 51
Table 41 - RX Link Control Registers.................................................................................................................. 52
Table 42 - Cell Delineation Register.................................................................................................................... 52
Table 43 - Loss of Delineation Register ............................................................................................................... 52
Table 44 - IMA Frame Delineation Register........................................................................................................ 53
Table 45 - RX OAM Label Register..................................................................................................................... 53
相關(guān)PDF資料
PDF描述
MT9041B T1/E1 System Synchronizer
MT9041BP T1/E1 System Synchronizer
MT9041 Multiple Output Trunk PLL
MT9041AP IC REG LDO 150MA 5.0V 0.5% 8SOIC
MT9042C Multitrunk System Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90222 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device
MT90222AG 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays
MT90222AG2 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays
MT90223AG 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays
MT90223AG2 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*