- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224506 > MT58L512L18PS-7.5IT 512K X 18 CACHE SRAM, 4 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MT58L512L18PS-7.5IT |
| 元件分類： | SRAM |
| 英文描述： | 512K X 18 CACHE SRAM, 4 ns, PQFP100 |
| 封裝： | PLASTIC, MS-026BHA, TQFP-100 |
| 文件頁數(shù)： | 1/32頁 |
| 文件大?。?/td> | 616K |
| 代理商： | MT58L512L18PS-7.5IT |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
1
8Mb: 512K x 18, 256K x 32/36 Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L512L18P_2.p65 – Rev. 6/01
2001, Micron Technology, Inc.
8Mb: 512K x 18, 256K x 32/36
PIPELINED, SCD SYNCBURST SRAM
8Mb SYNCBURST
SRAM
FEATURES
Fast clock and OE# access times
Single +3.3V +0.3V/-0.165V power supply (VDD)
Separate +3.3V or +2.5V isolated output buffer
supply (VDDQ)
SNOOZE MODE for reduced-power standby
Single-cycle deselect (Pentium BSRAM-compatible)
Common data inputs and data outputs
Individual BYTE WRITE control and GLOBAL
WRITE
Three chip enables for simple depth expansion
and address pipelining
Clock-controlled and registered addresses, data
I/Os and control signals
Internally self-timed WRITE cycle
Burst control (interleaved or linear burst)
Automatic power-down for portable applications
100-pin TQFP package
165-pin FBGA package
119-pin BGA package
Low capacitive bus loading
x18, x32, and x36 versions available
OPTIONS
MARKING*
Timing (Access/Cycle/MHz)
3.1ns/5ns/200 MHz
-5
3.5ns/6ns/166 MHz
-6
4.0ns/7.5ns/133 MHz
-7.5
5ns/10ns/100 MHz
-10
Configurations
3.3V I/O
512K x 18
MT58L512L18P
256K x 32
MT58L256L32P
256K x 36
MT58L256L36P
2.5V I/O
512K x 18
MT58L512V18P
256K x 32
MT58L256V32P
256K x 36
MT58L256V36P
Packages
100-pin TQFP (2-chip enable)
T
100-pin TQFP (3-chip enable)
S
165-pin, 13mm x 15mm FBGA
F
119-pin, 14mm x 22mm BGA
B
Operating Temperature Range
Commercial (0°C to +70°C)
None
Industrial (-40°C to +85°C)**
IT
MT58L512L18P, MT58L256L32P, MT58L256L36P;
MT58L512V18P, MT58L256V32P, MT58L256V36P
3.3V VDD, 3.3V or 2.5V I/O, Pipelined, Single-Cycle
Deselect
NOTE: 1. JEDEC-standard MS-026 BHA (LQFP).
2. JEDEC-standard MS-028 BHA (PBGA).
100-Pin TQFP1
* A Part Marking Guide for the FBGA devices can be found on Micron’s
** Industrial temperature range offered in specific speed grades and
confgurations. Contact factory for more information.
Part Number Example:
MT58L512L18PT-6
119-Pin BGA2
165-Pin FBGA
(Preliminary Package Data)
相關PDF資料 |
PDF描述 |
|---|---|
| MT78740 | RELAY SOCKET |
| MT78745 | RELAY SOCKET |
| MT9KDF12872PZ-1G6XX | 128M X 72 DDR DRAM MODULE, DMA240 |
| MTE-28-T | INTERCONNECTION DEVICE |
| MTE-11-T | INTERCONNECTION DEVICE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT58L512L18PT-10 | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC TQFP 3.3V 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18PT-7.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT58L512L18PT-7.5 IT | 制造商:Cypress Semiconductor 功能描述:512KX18 SRAM PLASTIC IND TEMP |
| MT58L512V18F | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
| MT58L512V18P | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 PIPELINED, SCD SYNCBURST SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。