![](http://datasheet.mmic.net.cn/390000/MT28F200B3_datasheet_16823554/MT28F200B3_14.png)
14
2Mb Smart 3 Boot Block Flash Memory
F48.p65 – Rev. 1/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
2Mb
SMART 3 BOOT BLOCK FLASH MEMORY
WRITE/ERASE CY CLE ENDURANCE
The MT28F002B3 and MT28F200B3 are designed
and fabricated to meet advanced firmware storage re-
quirements. To ensure this level of reliability, V
PP
must
be at 3.3V
±
0.3V or 5V
±
10% during write or erase
cycles. For SmartVoltage-compatible production pro-
gramming, 12V V
PP
is supported for a maximum of 100
cycles and may be connected for up to 100 cumulative
hours. Operation outside these limits may reduce the
number of write and erase cycles that can be performed
on the device.
POWER USAGE
The MT28F002B3 and MT28F200B3 offer several
power-saving features that may be utilized in the array
read mode to conserve power. Deep power-down mode
is enabled by bringing RP# LOW. Current draw (I
CC
) in
this mode is a maximum of 8
μ
A at 3.3V V
CC
. With CE#
LOW, the device will enter idle current mode when it
is not being accessed. In this mode, the maximum I
CC
current is 2mA at 3.3V V
CC
. When CE# is HIGH, the
device will enter standby mode. In this mode, maxi-
mum I
CC
current is 100
μ
A at 3.3V V
CC
. If CE# is brought
HIGH during a WRITE or ERASE, the ISM will continue
to operate, and the device will consume the respective
active power until the WRITE or ERASE is
completed.
POWER-UP
The likelihood of unwanted WRITE or ERASE opera-
tions is minimized since two consecutive cycles are
required to execute either operation. However, to reset
the ISM and to provide additional protection while V
CC
is ramping, one of the following conditions must be
met:
RP# must be held LOW until V
CC
is at valid
functional level;
or
CE# or WE# may be held HIGH and
RP# must be toggled from V
CC
-GND-V
CC
.
After a power-up or RESET, the status register is reset,
and the device will enter the array read mode.
Figure 2
Pow er-Up/Reset Timing Diagram
VALID
VALID
V
CC
(3.3V)
Data
Address
t
Note 1
RP#
RWH
tAA
NOTE:
1. V
CC
must be within the valid operating range before RP#
goes HIGH.
UNDEFINED