鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MSP430F4783IPZ
寤犲晢锛� Texas Instruments
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 5/80闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC MCU 16BIT 48KB FLASH 100LQFP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� The Ultra-Low Power MSP430
MSP430 Overview
MSP430 Design Tools
MSP430 Peripherals
MSP430x2xx/4xx and Wireless Overview
Portable Medical Solutions with MSP430
MSP430 for Utility Metering Solutions
MSP430: How to JTAG
MSP430, How To Use the Clock System
Grace Software Graphical User Interface
MCU Overview
Driver Library
MSP430Ware Overview
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 90
绯诲垪锛� MSP430x4xx
鏍稿績铏曠悊鍣細 RISC
鑺珨灏哄锛� 16-浣�
閫熷害锛� 16MHz
閫i€氭€э細 I²C锛孖rDA锛孡IN锛孲CI锛孲PI锛孶ART/USART
澶栧湇瑷�(sh猫)鍌欙細 娆犲妾㈡脯(c猫)/寰�(f霉)浣�锛孡CD锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 72
绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲忥細 48KB锛�48K x 8 + 256B锛�
绋嬪簭瀛樺劜(ch菙)鍣ㄩ鍨嬶細 闁冨瓨
RAM 瀹归噺锛� 2K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.8 V ~ 3.6 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 3x16b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 100-LQFP
鍖呰锛� 绠′欢
閰嶇敤锛� MSP-FET430U100-ND - KIT PROG/DEBUG MSP430F 100PIN PZ
鍏跺畠鍚嶇ū锛� 296-33434-5
MSP430F4783IPZ-ND
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)鐣�(d膩ng)鍓嶇5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)绗�25闋�(y猫)绗�26闋�(y猫)绗�27闋�(y猫)绗�28闋�(y猫)绗�29闋�(y猫)绗�30闋�(y猫)绗�31闋�(y猫)绗�32闋�(y猫)绗�33闋�(y猫)绗�34闋�(y猫)绗�35闋�(y猫)绗�36闋�(y猫)绗�37闋�(y猫)绗�38闋�(y猫)绗�39闋�(y猫)绗�40闋�(y猫)绗�41闋�(y猫)绗�42闋�(y猫)绗�43闋�(y猫)绗�44闋�(y猫)绗�45闋�(y猫)绗�46闋�(y猫)绗�47闋�(y猫)绗�48闋�(y猫)绗�49闋�(y猫)绗�50闋�(y猫)绗�51闋�(y猫)绗�52闋�(y猫)绗�53闋�(y猫)绗�54闋�(y猫)绗�55闋�(y猫)绗�56闋�(y猫)绗�57闋�(y猫)绗�58闋�(y猫)绗�59闋�(y猫)绗�60闋�(y猫)绗�61闋�(y猫)绗�62闋�(y猫)绗�63闋�(y猫)绗�64闋�(y猫)绗�65闋�(y猫)绗�66闋�(y猫)绗�67闋�(y猫)绗�68闋�(y猫)绗�69闋�(y猫)绗�70闋�(y猫)绗�71闋�(y猫)绗�72闋�(y猫)绗�73闋�(y猫)绗�74闋�(y猫)绗�75闋�(y猫)绗�76闋�(y猫)绗�77闋�(y猫)绗�78闋�(y猫)绗�79闋�(y猫)绗�80闋�(y猫)
MSP430F47x3, MSP430F47x4
MIXED SIGNAL MICROCONTROLLER
SLAS545C MAY 2007 REVISED MARCH 2011
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
memory organization
MSP430F4783/MSP430F4784
MSP430F4793/MSP430F4794
Memory
Main: interrupt vector
Main: code memory
Size
Flash
48KB
0FFFFh to 0FFE0h
0FFFFh to 04000h
60KB
0FFFFh to 0FFE0h
0FFFFh to 01100h
Information memory
Size
Flash
256 Byte
010FFh to 01000h
256 Byte
010FFh to 01000h
Boot memory
Size
ROM
1KB
0FFFh to 0C00h
1KB
0FFFh to 0C00h
RAM
Size
2KB
09FFh to 0200h
2.5KB
0BFFh to 0200h
Peripherals
16-bit
8-bit
8-bit SFR
01FFh to 0100h
0FFh to 010h
0Fh to 00h
01FFh to 0100h
0FFh to 010h
0Fh to 00h
bootstrap loader (BSL)
The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to device
memory via the BSL is protected by user-defined password. For complete description of the features of the BSL
and its implementation, see the application report Features of the MSP430 Bootstrap Loader, literature number
SLAA089.
BSL FUNCTION
PZ PACKAGE PINS
Data transmit
87 - P1.0
Data receive
86 - P1.1
flash memory, flash
The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The
CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
D Flash memory has n segments of main memory and four segments of information memory (A to D) of 64
bytes each. Each segment in main memory is 512 bytes in size.
D Segments 0 to n may be erased in one step, or each segment may be individually erased.
D Segments A to D can be erased individually, or as a group with segments 0 to n.
Segments A to D are also called information memory.
D Segment A might contain calibration data. After reset, segment A is protected against programming or
erasing. It can be unlocked but care should be taken not to erase this segment if the calibration data is
required.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MS27656T17F99S CONN RCPT 23POS WALL MNT W/SCKT
VI-J4B-IW-F3 CONVERTER MOD DC/DC 95V 100W
VI-J4B-IW-F1 CONVERTER MOD DC/DC 95V 100W
MS3116J14-19PW CONN PLUG 19POS STRAIGHT W/PINS
AD9883AKSTZ-RL110 IC INTERFACE FLAT 110MHZ 80LQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MSP430F4783IPZR 鍔熻兘鎻忚堪:16浣嶅井鎺у埗鍣� - MCU 16B Ultra-Lo-Pwr MCU RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:RISC 铏曠悊鍣ㄧ郴鍒�:MSP430FR572x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:16 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:24 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:8 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 85 C 灏佽 / 绠遍珨:VQFN-40 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MSP430F4784IPZ 鍔熻兘鎻忚堪:16浣嶅井鎺у埗鍣� - MCU 16B Ultra-Lo-Pwr MCU RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:RISC 铏曠悊鍣ㄧ郴鍒�:MSP430FR572x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:16 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:24 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:8 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 85 C 灏佽 / 绠遍珨:VQFN-40 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MSP430F4784IPZR 鍔熻兘鎻忚堪:16浣嶅井鎺у埗鍣� - MCU 16B Ultra-Lo-Pwr MCU RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:RISC 铏曠悊鍣ㄧ郴鍒�:MSP430FR572x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:16 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:24 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:8 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 85 C 灏佽 / 绠遍珨:VQFN-40 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MSP430F478IPN 鍔熻兘鎻忚堪:16浣嶅井鎺у埗鍣� - MCU 16B Ultra-Lo-Pwr MCU 48KB Fl 2KB RAM RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:RISC 铏曠悊鍣ㄧ郴鍒�:MSP430FR572x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:16 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:24 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:8 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 85 C 灏佽 / 绠遍珨:VQFN-40 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MSP430F478IPNR 鍔熻兘鎻忚堪:16浣嶅井鎺у埗鍣� - MCU 16B Ultra-Lo-Pwr MCU 48KB Fl 2KB RAM RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:RISC 铏曠悊鍣ㄧ郴鍒�:MSP430FR572x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:16 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:24 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:8 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 85 C 灏佽 / 绠遍珨:VQFN-40 瀹夎棰�(f膿ng)鏍�:SMD/SMT