參數(shù)資料
型號(hào)： MSP3415G
廠商： Electronic Theatre Controls, Inc.
英文描述： MSP 34x5G Multistandard Sound Processor Family
中文描述： 中型34x5G多標(biāo)準(zhǔn)聲音處理器系列
文件頁(yè)數(shù)： 14/98頁(yè)
文件大小： 1541K
代理商： MSP3415G
MSP 34x5G
PRELIMINARY DATA SHEET
14
Micronas
2.8. ADR Bus Interface
For the ASTRA Digital Radio System (ADR), the
MSP 3405G, MSP 3415G, and MSP 3455G performs
preprocessing such as carrier selection and filtering.
Via the 3-line ADR-bus, the resulting signals are trans-
ferred to the DRP 3510A coprocessor, where the
source decoding is performed. To be prepared for an
upgrade to ADR with an additional DRP board, the fol-
lowing lines of MSP 34x5G
should be provided on a
feature connector:
–
I2S_DA_IN1 or I2S_DA_IN2
–
I2S_DA_OUT
–
I2S_WS
–
I2S_CL
–
ADR_CL, ADR_WS, ADR_DA
For more details, please refer to the DRP 3510A data
sheet.
2.9. Digital Control I/O Pins and
Status Change Indication
The static level of the digital input/output pins
D_CTR_I/O_0/1 is switchable between HIGH and
LOW via the I
2
C-bus by means of the ACB register
(see page 34). This enables the controlling of external
hardware switches or other devices via I
2
C-bus.
The digital input/output pins can be set to high imped-
ance by means of the MODUS register (see page 23).
In this mode, the pins can be used as input. The cur-
rent state can be read out of the STATUS register (see
page 25).
Optionally, the pin D_CTR_I/O_1 can be used as an
interrupt request signal to the controller, indicating any
changes in the read register STATUS. This makes poll-
ing unnecessary; I
2
C-bus interactions are reduced to a
minimum (see STATUS register on page 25 and
MODUS register on page 23).
2.10. Clock PLL Oscillator and
Crystal Specifications
The MSP 34x5G derives all internal system clocks
from the 18.432 MHz oscillator. In NICAM or in I
2
S-
Slave mode, the clock is phase-locked to the corre-
sponding source. Therefore, it is not possible to use
NICAM and I
2
S-Slave mode at the same time.
For proper performance, the MSP clock oscillator
requires a 18.432-MHz crystal. Note, that for the
phase-locked mode (NICAM, I
2
S slave), crystals with
tighter tolerance are required.
相關(guān)PDF資料
PDF描述
MSP3425G MSP 34x5G Multistandard Sound Processor Family
MSP3435G MSP 34x5G Multistandard Sound Processor Family
MSP3445G MSP 34x5G Multistandard Sound Processor Family
MSP34X5G MSP 34x5G Multistandard Sound Processor Family
MSP3430 Multistandard Sound Processor Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSP3417G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family
MSP3420G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family
MSP3421G 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Multistandard Sound Processor Family with Virtual Dolby Surround
MSP3425G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MSP 34x5G Multistandard Sound Processor Family
MSP3425GB8V3 制造商:MICRONAS 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*