- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378017 > MSM7602 (OKI SEMICONDUCTOR CO., LTD.) Echo Canceler PDF資料下載
參數(shù)資料
| 型號： | MSM7602 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | Echo Canceler |
| 中文描述： | 回聲消除器 |
| 文件頁數(shù)： | 6/29頁 |
| 文件大?。?/td> | 238K |
| 代理商： | MSM7602 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Semiconductor
MSM7602
6/29
(2/5)
Pin
28-pin
SSOP
5
56-pin
QFP
5
Symbol
Type
Description
ATT
I
6
6
INT
I
7
7
IRLD
O
8
8
SIN
I
9
9
RIN
I
10
10
SCK
I
Control for the ATT function.
This pin prevents howling by attenuators (ATT) for the RIN input and SOUT
output.
If there is input only to RIN, the ATT for the SOUT output is activated.
If there is no input to SIN, or if there is input to both SIN and RIN, the ATT
for the RIN input is activated.
Either the ATT for the RIN output or the ATT for the SOUT is always
activated in all cases, and the attenuation of ATT is 6 dB.
Single Chip or Master Chip in a Cascade Connection
"H": ATT OFF
"L": ATT ON
"L" is recommended if performing echo cancellation.
Slave Chip in a Cascade Connection
Fixed at "L"
This input signal is loaded in synchronization with the falling edge of the
INT
signal or the rising edge of the
RST
signal.
Interrupt signal which starts 1 cycle (8 kHz) of the signal processing.
Signal processing starts when "H"-to-"L" transition is detected.
Single Chip or Master Chip in a Cascade Connection
Connect the
IRLD
pin.
Slave Chip in a Cascade Connection
Connect the
IRLD
pin of the master chip.
INT
input is invalid for 100
m
s after reset due to initialization.
Refer to the control pin connection example.
Load detection signal output when the SIN and RIN serial input data is
loaded in the internal registers.
Single Chip
Connect to the
INT
pin.
Master Chip in a Cascade Connection
Connect to the
INT
pin of the master chip and all the slave chips.
Slave Chip in a Cascade Connection Leave open.
Refer to the control pin connection example.
Transmit serial data.
Input the PCM signal synchronized to SYNC and SCK. Data is read in at
the falling edge of SCK.
Receive serial data.
Input the PCM signal synchronized to SYNC and SCK. Data is read at the
falling edge of SCK.
Clock input for transmit/receive serial data.
This pin uses the external SCK or the SCKO.
Input the PCM CODEC transmit/receive clock (64 to 2048 kHz).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM7602-001 | Echo Canceler |
| MSM7602-011 | Echo Canceler |
| MSM7603 | Echo Canceler |
| MSM7603B | Echo Canceler |
| MSM7630 | Universal Speech Processor(通用語音處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM7602-001 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Echo Canceler |
| MSM7602-001GS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM7602-011 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Echo Canceler |
| MSM7603 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Echo Canceler |
| MSM7603B | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Echo Canceler |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。