- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378010 > MSM51V4222C-30RA (OKI SEMICONDUCTOR CO., LTD.) 262,263-Word 】 4-Bit Field Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | MSM51V4222C-30RA |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,263-Word 】 4-Bit Field Memory |
| 中文描述： | 262263詞】4位場(chǎng)記憶 |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 238K |
| 代理商： | MSM51V4222C-30RA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
FEDS51V4222C-03
1
Semiconductor
MSM51V4222C
6/16
Read Operation
The read operation is controlled by three clocks, SRCK, RSTR, and RE. Read operation is accomplished by
cycling SRCK, and holding RE high after the read address pointer reset operation or RSTR.
Each read operation, which begins after RSTR, must contain at least 130 active read cycles, i.e. SRCK cycles while
RE is high.
Read Reset: RSTR
The first positive transition of SRCK after RSTR becomes high resets the read address counters to zero. RSTR
setup and hold times are referenced to the rising edge of SRCK. Because the read reset function is solely controlled
by the SRCK rising edge after the high level of RSTR, the states of RE are ignored in the read reset cycle.
Before RSTR may be brought high again for a further reset operation, it must be low for at least two SRCK cycles.
Data Out: D
OUT
0 to 3
Read Clock: SRCK
Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read
operation. The SRCK input increments the internal read address pointer when RE is high.
The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same
polarity as data in. The output becomes valid after the access time interval t
AC
that begins with the rising edge of
SRCK. There are no output valid time restriction on MSM51V4222C.
Read Enable: RE
The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the
rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE
setup times (t
RENS
and t
RDSS
) and RE hold times (t
RENH
and t
RDSH
) are referenced to the rising edge of the SRCK
clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM51V4222C-30RD | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40JA | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RA | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RD | 262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C | 262,263-Word 】 4-Bit Field Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM51V4222C-30RD | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40JA | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RA | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4222C-40RD | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
| MSM51V4223C | 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:262,263-Word 】 4-Bit Field Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。