- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄45388 > MSC8156SVT1000B (FREESCALE SEMICONDUCTOR INC) 0-BIT, OTHER DSP, PBGA783 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8156SVT1000B |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 0-BIT, OTHER DSP, PBGA783 |
| 封裝： | 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783 |
| 文件頁(yè)數(shù)： | 36/68頁(yè) |
| 文件大?。?/td> | 910K |
| 代理商： | MSC8156SVT1000B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Electrical Characteristics
MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Freescale Semiconductor
41
Notes:
1.
Caution: Only 100 and 125 have been tested. Other values will not work correctly with the rest of the system.
2.
Limits from PCI Express CEM Rev 1.0a
3.
Measured from –200 mV to +200 mV on the differential waveform (derived from SR[1–2]_REF_CLK minus
SR[1–2]_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV
measurement window is centered on the differential zero crossing. See Figure 16.
4.
Measurement taken from differential waveform
5.
Measurement taken from single-ended waveform
6.
Matching applies to rising edge for SR[1–2]_REF_CLK and falling edge rate for SR[1–2]_REF_CLK. It is measured using a
200 mV window centered on the median cross point where SR[1–2]_REF_CLK rising meets SR[1–2]_REF_CLK falling. The
median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The
rise edge rate of SR[1–2]_REF_CLK should be compared to the fall edge rate of SR[1–2]_REF_CLK; the maximum allowed
difference should not exceed 20% of the slowest edge rate. See Figure 17.
Figure 16. Differential Measurement Points for Rise and Fall Time
Figure 17. Single-Ended Measurement Points for Rise and Fall Time Matching
Table 24. SR[1–2]_REF_CLK and SR[1–2]_REF_CLK Input Clock Requirements (continued)
Parameter
Symbol
Min
Typical
Max
Units
Notes
VIH = +200 mV
VIL = –200 mV
0.0 V
SR[1–2]_REF_CLK
–
SR[1–2]_REF_CLK
Fall Edge Rate
Rise Edge Rate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8254TVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8254SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8254TVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256SVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256TVT800B | 0-BIT, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8156SVT1200B | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
| MSC8156TAG1000B | 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, MAPLE-B ACCELERATOR, DDR - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA |
| MSC8156TVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
| MSC8156TVT1000B | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP StarCore 6-cores RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MSC8156TVT1200B | 制造商:Freescale Semiconductor 功能描述:DSP, STARCORE, 6-CORES - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。