- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC1214Y4PAGR (TEXAS INSTRUMENTS INC) 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MSC1214Y4PAGR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | GREEN, PLASTIC, TQFP-64 |
| 文件頁數(shù)： | 41/111頁 |
| 文件大?。?/td> | 1102K |
| 代理商： | MSC1214Y4PAGR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
MSC1211, MSC1212
MSC1213,MSC1214
SBAS323G JUNE 2004 REVISED OCTOBER 2007
www.ti.com
35
CONFIGURATION MEMORY
The MSC121x Configuration Memory consists of 128 bytes.
In UAM, all Configuration Memory is readable using the
faddr_data_read Boot ROM routine, and the CADDR and
CDATA
registers.
In
UAM,
however,
none
of
the
Configuration Memory is writable.
In serial or parallel programming mode, all Configuration
Memory is readable. Most locations are also writable, except
for addresses 8070h through 8079h, which are read-only.
The two hardware
configuration registers
reside in
configuration memory at 807Eh (HCR1) and 807Fh (HCR0).
Figure 21 shows the configuration register mapping for
programming mode and UAM. Note that reading/writing
configuration memory in Flash Programming mode (FPM)
requires
16-bit
addressing;
whereas,
reading
configuration memory in User Application mode (UAM)
requires only 8-bit addressing.
ReadOnly in Both
FPM and UAM
00h UAM Address
HCR0
HCR1
7Fh
79h
70h
7Fh
0807Fh
0807Eh
08079h
08070h
08000h
Flash
Programming
Mode
User
Application
Mode
(ReadOnly)
NOTE: All Configuration Memory is R/W in programming mode, except
addresses 8070h8079h, which are readonly. All Configuration
Memory is readonly in UAM.
Figure 21. Configuration Memory Mapping for
Programming Mode and UAM
REGISTER MAP
Figure 22 illustrates the Register Map. It is entirely
separate from the Program and Data Memory areas
discussed previously. A separate class of instructions is
used to access the registers. There are 256 potential
register locations. In practice, the MSC1211/12/13/14
have 256 bytes of Scratchpad RAM and up to 128 SFRs.
This is possible, since the upper 128 Scratchpad RAM
locations can only be accessed indirectly. Thus, a direct
reference to one of the upper 128 locations must be an
SFR access. Direct RAM is reached at locations 0 to 7Fh
(0 to 127).
FFh
255
128
FFh
80h
7Fh
00h
Indirect
RAM
Direct
RAM
Scratchpad
RAM
SFR Registers
Direct
Special Function
Registers
255
128
127
0
Figure 22. Register Map
SFRs are accessed directly between 80h and FFh (128 to
255). The RAM locations between 128 and 255 can be
reached through an indirect reference to those locations.
Scratchpad RAM is available for general-purpose data
storage. It is commonly used in place of off-chip RAM
when the total data contents are small. When off-chip RAM
is needed, the Scratchpad area will still provide the fastest
general-purpose access. Within the 256 bytes of RAM,
there are several special-purpose areas.
Bit Addressable Locations
In addition to direct register access, some individual bits
are also accessible. These are individually addressable
bits in both the RAM and SFR area. In the Scratchpad
RAM area, registers 20h to 2Fh are bit addressable. This
provides 128 (16
8) individual bits available to software.
A bit access is distinguished from a full-register access by
the type of instruction. In the SFR area, any register
location ending in a 0 or 8 is bit addressable. Figure 23
shows details of the on-chip RAM addressing including the
locations of individual RAM bits.
Working Registers
As part of the lower 128 bytes of RAM, there are four banks
of Working Registers, as shown in Figure 23. The Working
Registers are general-purpose RAM locations that can be
addressed in a special way. They are designated R0
through R7. Since there are four banks, the currently
selected bank will be used by any instruction using
R0—R7. This design allows software to change context by
simply switching banks. Bank access is controlled via the
Program Status Word register (PSW; 0D0h) in the SFR
area described below. Registers R0 and R1 also allow
their contents to be used for indirect addressing of the
upper 128 bytes of RAM.
相關PDF資料 |
PDF描述 |
|---|---|
| MSC1213Y4PAGRG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1214Y3PAGRG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1214Y2PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1214Y2PAGR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1212Y3PAGR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MSC1214Y4PAGRG4 | 功能描述:數(shù)據(jù)轉(zhuǎn)換系統(tǒng) 24B ADC 16B DAC 16kB RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率:0.001 MSPs 分辨率:24 bit 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| MSC1214Y4PAGT | 功能描述:數(shù)據(jù)轉(zhuǎn)換系統(tǒng) Prec A/D & D/A w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率:0.001 MSPs 分辨率:24 bit 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| MSC1214Y4PAGTG4 | 功能描述:數(shù)據(jù)轉(zhuǎn)換系統(tǒng) Prec A/D & D/A with 8051 MCU and FL Mem RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率:0.001 MSPs 分辨率:24 bit 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| MSC1214Y5 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converters (DACs) with 8051 Microcontroller and Flash Memory |
| MSC1214Y5PAGR | 功能描述:數(shù)據(jù)轉(zhuǎn)換系統(tǒng) Prec A/D & D/A w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率:0.001 MSPs 分辨率:24 bit 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。