- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69037 > MR82C37A-5/B (INTERSIL CORP) 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MR82C37A-5/B |
| 廠商： | INTERSIL CORP |
| 元件分類： | DMA控制器 |
| 英文描述： | 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, CQCC44 |
| 封裝： | CERAMIC, LCC-44 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 430K |
| 代理商： | MR82C37A-5/B |
17
FN2967.2
March 20, 2006
82C37A
(21)TEPW
EOP Pulse Width
220
-
135
-
50
-
ns
(22)TFAAB
ADR Valid Delay from CLK HIGH
-
110
-
60
-
50
ns
(23)TFAC
READ or WRITE Active from
CLK HIGH
-
150
-
90
-
50
ns
(24)TFADB
DB Valid Delay from CLK HIGH
-
110
-
60
-
45
ns
(25)THS
HLDA Valid to CLK HIGH Setup Time
75
-
45
-
10
-
ns
(26)TIDH
Input Data from MEMR HIGH
Hold Time
0-
0-0-
ns
(27)TIDS
Input Data to MEMR HIGH
Setup Time
155
-
90
-
45
-
ns
(28)TODH
Output Data from MEMW HIGH
Hold Time
15
-
15
-
TCY-50
-
ns
(29)TODV
Output Data Valid to MEMW HIGH
TCY-35
-
TCY-35
-
TCY-10
-
ns
(30)TQS
DREQ to CLK LOW (SI, S4)
Setup Time
0-
0-0-
ns
(31)TRH
CLK to READY LOW Hold Time
20
-
20
-
10
-
ns
(32)TRS
READY to CLK LOW Setup Time
60
-
35
-
15
-
ns
(33)TCLSH
ADSTB HIGH from CLK LOW
Delay Time
-80
-
70
-70
ns
(34)TCLSL
ADSTB LOW from CLK LOW
Delay Time
-
120
-
120
-
60
ns
(35)TWRRD
READ HIGH Delay from WRITE HIGH
0-
0-5-
ns
(36)TRLRH
READ Pulse Width, Normal Timing
2TCY-60
-
2TCY-60
-
2TCY-55
-
ns
(37)TSHSL
ADSTB Pulse Width
TCY-80
-
TCY-50
-
TCY-35
-
ns
(38)TWLWHA
Extended WRITE Pulse Width
2TCY-100
-
2TCY-85
-
2TCY-80
-
ns
(39)TWLWH
WRITE Pulse Width
TCY-100
-
TCY-85
-
TCY-80
-
ns
(40)TRLRHC
READ Pulse Width, Compressed
TCY-60
-
TCY-60
-
TCY-55
-
ns
(56)TAVRL
ADR Valid to READ LOW
17
-
17
-
17
-
ns
(57)TAVWL
ADR Valid to WRITE LOW
7
-
7
-
7
-
ns
(58)TRHAL
READ HIGH to AEN LOW
15
-
15
-
15
-
ns
(59)TRHSH
READ HIGH to ADSTB HIGH
13
-
13
-
13
-
ns
(60)TWHSH
WRITE HIGH to ADSTB HIGH
15
-
15
-
15
-
ns
(61)TDVRL
DACK Valid to READ LOW
25
-
25
-
25
-
ns
AC Electrical Specifications
VCC = +5.0V ±10%, GND = 0V, TA = 0
oC to +70oC (C82C37A),
TA = -40
oC to +85oC (I82C37A),
TA = -55
oC to +125oC (M82C37A) (Continued)
SYMBOL
PARAMETER
82C37A-5
82C37A
82C37A-12
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
82C37A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD82C37A-5/B | 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, CDIP40 |
| MR82C37A/B | 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, CQCC44 |
| MR82C89/B | 8 MHz, BUS ARBITER AND CONT SIG GEN, CQCC20 |
| MS176-40JC | PALETTE-DAC DSPL CTLR, PQCC44 |
| MSC1210SS | 0 TIMER(S), REAL TIME CLOCK, PDIP30 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MR82C37AB | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS High Performance Programmable DMA Controller |
| MR82C52 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Controller Interface |
| MR82C52/B | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Controller Interface |
| MR82C52B | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Controller Interface |
| MR82C54 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Programmable Interval Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。