<thead id="53xww"><sup id="53xww"></sup></thead>
<big id="53xww"><xmp id="53xww">
  • <nobr id="53xww"></nobr>
    <code id="53xww"><tr id="53xww"></tr></code>
  • <rt id="53xww"><delect id="53xww"></delect></rt>
    參數(shù)資料
    型號(hào): MQ80C52EXXX-30
    廠商: TEMIC SEMICONDUCTORS
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44
    文件頁數(shù): 8/134頁
    文件大?。?/td> 3805K
    代理商: MQ80C52EXXX-30
    105
    8011Q–AVR–02/2013
    ATmega164P/324P/644P
    Note:
    1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-
    pare Match is ignored, but the set or clear is done at TOP. See ”Phase Correct PWM Mode” on
    page 101 for more details.
    Bits 5:4 – COM0B1:0: Compare Match Output B Mode
    These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0
    bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connected
    to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pin
    must be set in order to enable the output driver.
    When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the
    WGM02:0 bit setting. Table 12-2 on page 104 shows the COM0A1:0 bit functionality when the
    WGM02:0 bits are set to a normal or CTC mode (non-PWM).
    Table 12-6 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM
    mode.
    Note:
    1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-
    pare Match is ignored, but the set or clear is done atBOTTOM. See ”Fast PWM Mode” on page
    99 for more details.
    Table 12-4.
    Compare Output Mode, Phase Correct PWM Mode
    COM0A1
    COM0A0
    Description
    0
    Normal port operation, OC0A disconnected.
    01
    WGM02 = 0: Normal Port Operation, OC0A Disconnected.
    WGM02 = 1: Toggle OC0A on Compare Match.
    10
    Clear OC0A on Compare Match when up-counting. Set OC0A on
    Compare Match when down-counting.
    11
    Set OC0A on Compare Match when up-counting. Clear OC0A on
    Compare Match when down-counting.
    Table 12-5.
    Compare Output Mode, non-PWM Mode
    COM0B1
    COM0B0
    Description
    0
    Normal port operation, OC0B disconnected.
    0
    1
    Toggle OC0B on Compare Match
    1
    0
    Clear OC0B on Compare Match
    1
    Set OC0B on Compare Match
    Table 12-6.
    Compare Output Mode, Fast PWM Mode(1)
    COM0B1
    COM0B0
    Description
    0
    Normal port operation, OC0B disconnected.
    01
    Reserved
    10
    Clear OC0B on Compare Match, set OC0B at BOTTOM,
    (non-inverting mode).
    11
    Set OC0B on Compare Match, clear OC0B at BOTTOM,
    (inverting mode).
    相關(guān)PDF資料
    PDF描述
    MD80C52TXXX-25/883:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
    MQ80C52XXX-12:R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44
    MQ80C52TXXX-25SHXXX 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
    MQ80C52TXXX-16:D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
    S83C154CXXX-36 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
    MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
    MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
    MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
    MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk