
198
ATmega16M1/32M1/64M1 [DATASHEET]
8209E–AVR–11/2012
20.5.4
Configuration
Depending on the mode (LIN or UART), LCONF[1..0] bits of the LINCR register set the controller in the following
The LIN configuration is independent of the programmed LIN protocol.
The listening mode connects the internal Tx LIN and the internal Rx LIN together. In this mode, the TXLIN output
pin is disabled and the RXLIN input pin is always enabled. The same scheme is available in UART mode.
Figure 20-6. Listening mode.
20.5.5
Busy signal
LBUSY bit flag in LINSIR register is the image of the BUSY signal. It is set and cleared by hardware. It signals that
the controller is busy with LIN or UART communication.
20.5.5.1
Busy signal in LIN mode
Figure 20-7. Busy signal in LIN mode.
When the busy signal is set, some registers are locked, user writing is not allowed:
Table 20-3.
Configuration table versus mode.
Mode
LCONF[1..0]
Configuration
LIN
00
b
LIN standard configuration (default)
01
b
No CRC field detection or transmission
10
b
Frame_Time_Out disable
11
b
Listening mode
UART
00
b
8-bit data, no parity & 1 stop-bit
01
b
8-bit data, even parity & 1 stop-bit
10
b
8-bit data, odd parity & 1 stop-bit
11
b
Listening mode, 8-bit data, no parity & 1 stop-bit
1
0
TXLIN
RXLIN
internal
Tx LIN
internal
Rx LIN
LISTEN
BREAK
Field
SYNC
Field
CHECKSUM
Field
DATA-0
Field
IDENTIFIER
PROTECTED
DATA-n
Field
RESPONSE
HEADER
FRAME SLOT
LIN bus
LIDOK
Node providing the master task
Node providing a slave task
LCMD=Tx header
LTXOK or LRXOK
LCMD=Tx or Rx response
1) LBUSY
3) LBUSY
2) LBUSY
Node providing neither the master task, neither a slave task