參數(shù)資料
型號： MQ80C32E-36/883D
廠商： TEMIC SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
文件頁數(shù)： 15/80頁
文件大?。?/td> 5152K
代理商： MQ80C32E-36/883D
206
2466T–AVR–07/10
ATmega16(L)
becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is
bypassed altogether.
The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and
input channel selections will not go into effect until ADEN is set. The ADC does not consume
power when ADEN is cleared, so it is recommended to switch off the ADC before entering power
saving sleep modes.
The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and
ADCL. By default, the result is presented right adjusted, but can optionally be presented left
adjusted by setting the ADLAR bit in ADMUX.
If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data
Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers
is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is
read, neither register is updated and the result from the conversion is lost. When ADCH is read,
ADC access to the ADCH and ADCL Registers is re-enabled.
The ADC has its own interrupt which can be triggered when a conversion completes. When ADC
access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt
will trigger even if the result is lost.
Starting a
Conversion
A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.
This bit stays high as long as the conversion is in progress and will be cleared by hardware
when the conversion is completed. If a different data channel is selected while a conversion is in
progress, the ADC will finish the current conversion before performing the channel change.
Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is
enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is
selected by setting the ADC Trigger Select bits, ADTS in SFIOR (see description of the ADTS
bits for a list of the trigger sources). When a positive edge occurs on the selected trigger signal,
the ADC prescaler is reset and a conversion is started. This provides a method of starting con-
versions at fixed intervals. If the trigger signal still is set when the conversion completes, a new
conversion will not be started. If another positive edge occurs on the trigger signal during con-
version, the edge will be ignored. Note that an Interrupt Flag will be set even if the specific
interrupt is disabled or the global interrupt enable bit in SREG is cleared. A conversion can thus
be triggered without causing an interrupt. However, the Interrupt Flag must be cleared in order to
trigger a new conversion at the next interrupt event.
Figure 99. ADC Auto Trigger Logic
ADSC
ADIF
SOURCE 1
SOURCE n
ADTS[2:0]
CONVERSION
LOGIC
PRESCALER
START
CLK
ADC
.
EDGE
DETECTOR
ADATE
相關(guān)PDF資料
PDF描述
MQ80C154-25/883 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44
MSP430F2003TRSAR 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
MSP430F2012IRSAR 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
MSP430F2013TRSAR 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
MSP430F2001IRSA 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*